8l( 43rockchip,rk3399-sapphire-excavatorrockchip,rk3399 +7Excavator-RK3399 Boardaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/dwmmc@fe310000y/dwmmc@fe320000~/sdhci@fe330000/serial@ff180000/serial@ff190000/serial@ff1a0000/serial@ff1b0000/serial@ff370000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cpu@0cpuarm,cortex-a53arm,armv8pscid  cpu@1cpuarm,cortex-a53arm,armv8pscid  cpu@2cpuarm,cortex-a53arm,armv8pscid  cpu@3cpuarm,cortex-a53arm,armv8pscid  cpu@100cpuarm,cortex-a72arm,armv8psci   cpu@101cpuarm,cortex-a72arm,armv8psci   display-subsystemrockchip,display-subsystem$ pmu_a53arm,cortex-a53-pmu*pmu_a72arm,cortex-a72-pmu*psci arm,psci-1.0smctimerarm,armv8-timer@*   5xin24m fixed-clockLn6\xin24moamba simple-bus+|dma-controller@ff6d0000arm,pl330arm,primecellm@ * apb_pclkdma-controller@ff6e0000arm,pl330arm,primecelln@ * apb_pclkpcie@f8000000rockchip,rk3399-pcie axi-baseapb-basepci+ Gaclkaclk-perfhclkpm0*123syslegacyclient`  ,pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38|8"()coremgmtmgmt-stickypipepmpclkaclk5okay <EOdefault]interrupt-controllergethernet@fe300000rockchip,rk3399-gmac0* macirq8ighfjfMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac|" )stmmaceth5okayinputrgmiiOdefault]  'P(#dwmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc1@*@, Mbiuciuciu-driveciu-sample:|"y)reset5okayEO`LmxOdefault ]dwmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc2@*A,р  Lbiuciuciu-driveciu-sample:|"z)reset5okayEOLрmOdefault] !"#$%sdhci@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.13* N Nclk_xinclk_ahb\emmc_cardclocko& phy_arasan|5okayE&5usb@fe380000 generic-ehci8*'usbhostarbiterutmi(usb5okayusb@fe3a0000 generic-ohci:*'usbhostarbiterutmi(usb5okayusb@fe3c0000 generic-ehci<*)usbhostarbiterutmi*usb5okayusb@fe3e0000 generic-ohci>* )usbhostarbiterutmi*usb5okayusb@fe800000rockchip,rk3399-dwc3+|0Gref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk"% )usb3-otg5okayusb@fe800000 snps,dwc3*iOotg+,usb2-phyusb3-phy Wutmi_wide`x|5okayusb@fe900000rockchip,rk3399-dwc3+|0Gref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk"& )usb3-otg5okayusb@fe900000 snps,dwc3*nOhost-.usb2-phyusb3-phy Wutmi_wide`x|5okaydp@fec00000rockchip,rk3399-cdn-dp* r  ruocore-clkpclkspdifgrf/0| "HJ)spdifdptxapbcore 5disabledportsport+endpoint@01endpoint@12interrupt-controller@fee00000 arm,gic-v3+|gP * interrupt-controller@fee20000arm,gic-v3-itsppi-partitionsinterrupt-partition-0%interrupt-partition-1%saradc@ff100000rockchip,rk3399-saradc*>.Pesaradcapb_pclk" )saradc-apb5okay@3i2c@ff110000rockchip,rk3399-i2cA AU i2cpclk*;Odefault]4+5okayL,crt5651@1arockchip,rt5651Ymclk {5 6 i2c@ff120000rockchip,rk3399-i2cB BV i2cpclk*#Odefault]7+ 5disabledi2c@ff130000rockchip,rk3399-i2cC CW i2cpclk*"Odefault]8+5okayLci2c@ff140000rockchip,rk3399-i2cD DX i2cpclk*&Odefault]9+ 5disabledi2c@ff150000rockchip,rk3399-i2cE EY i2cpclk*%Odefault]:+ 5disabledi2c@ff160000rockchip,rk3399-i2cF FZ i2cpclk*$Odefault];+ 5disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartQ`baudclkapb_pclk*cOdefault]<=5okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartRabaudclkapb_pclk*bOdefault]> 5disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartSbbaudclkapb_pclk*dOdefault]?5okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartTcbaudclkapb_pclk*eOdefault]@ 5disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiG[spiclkapb_pclk*DOdefault]ABCD+ 5disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiH\spiclkapb_pclk*5Odefault]EFGH+ 5disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiI]spiclkapb_pclk*4Odefault]IJKL+ 5disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiJ^spiclkapb_pclk*COdefault]MNOP+ 5disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi K_spiclkapb_pclk*Odefault]QRST|+ 5disabledthermal-zonescpudUtripscpu_alert0ppassiveVcpu_alert1$passiveWcpu_crits criticalcooling-mapsmap0V map1WgpudUtripsgpu_alert0$passiveXgpu_crits criticalcooling-mapsmap0X tsadc@ff260000rockchip,rk3399-tsadc&*aO qOdtsadcapb_pclk" )tsadc-apb sOinitdefaultsleep]Y!Z+Y55okayKbUqos@ffa58000syscon bqos@ffa5c000syscon cqos@ffa60080syscon qos@ffa60100syscon qos@ffa60180syscon qos@ffa70000syscon fqos@ffa70080syscon gqos@ffa74000syscon@ dqos@ffa76000syscon` eqos@ffa90000syscon hqos@ffa98000syscon [qos@ffaa0000syscon iqos@ffaa0080syscon jqos@ffaa8000syscon kqos@ffaa8080syscon lqos@ffab0000syscon \qos@ffab0080syscon ]qos@ffab8000syscon ^qos@ffac0000syscon _qos@ffac0080syscon `qos@ffac8000syscon mqos@ffac8080syscon nqos@ffad0000syscon oqos@ffad8080syscon qos@ffae0000syscon apower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd1power-controller!rockchip,rk3399-power-controller}+pd_iep@34"[pd_rga@33!\]pd_vcodec@31^pd_vdu@32 _`pd_gpu@35#apd_edp@25lpd_emmc@23bpd_gmac@22fcpd_sd@27Ldpd_sdioaudio@28epd_usb3@24fgpd_vio@15+pd_hdcp@21rhpd_isp0@19ijpd_isp1@20klpd_tcpc0@RK3399_PD_TCPC0~}pd_tcpc1@RK3399_PD_TCPC1 pd_vo@16+pd_vopb@17mnpd_vopl@18osyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd2+io-domains&rockchip,rk3399-pmu-io-voltage-domain5okaypspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi5qqspiclkapb_pclk*<Odefault]rstu+ 5disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart7qq"baudclkapb_pclk*fOdefault]v 5disabledi2c@ff3c0000rockchip,rk3399-i2c<q  q q i2cpclk*9Odefault]w+5okayLLcpmic@1brockchip,rk808 x*o\xin32krk808-clkout2Odefault]yz{{{{{{|*{6{C{P|]}regulatorsDCDC_REG1 jvdd_centery qpqregulator-state-memDCDC_REG2 jvdd_cpu_ly qpq regulator-state-memDCDC_REG3jvcc_ddryregulator-state-memDCDC_REG4jvcc_1v8yw@w@regulator-state-memw@LDO_REG1 jvcc1v8_dvpyw@w@regulator-state-memLDO_REG2 jvcc3v0_tpy--regulator-state-memLDO_REG3 jvcc1v8_pmuyw@w@}regulator-state-memw@LDO_REG4 jvcc_sdioyw@2Z%regulator-state-mem-LDO_REG5jvcca3v0_codecy--regulator-state-memLDO_REG6jvcc_1v5y``regulator-state-mem`LDO_REG7jvcca1v8_codecyw@w@regulator-state-memLDO_REG8jvcc_3v0y--pregulator-state-mem-SWITCH_REG1 jvcc3v3_s3yregulator-state-memSWITCH_REG2 jvcc3v3_s0yregulator-state-memregulator@40silergy,syr827@1 jvdd_cpu_b 4`yN{ regulator-state-memregulator@41silergy,syr828A1jvdd_gpu 4`yN{regulator-state-memi2c@ff3d0000rockchip,rk3399-i2c=q  q q i2cpclk*8Odefault]~+5okayLXcaccelerometer@68invensense,mpu6500h x*i2c@ff3e0000rockchip,rk3399-i2c>q  q q i2cpclk*:Odefault]+ 5disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmBYOdefault]qpwm5okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmBYOdefault]qpwm 5disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmB YOdefault]qpwm5okaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmB0YOdefault]qpwm 5disablediommu@ff650800rockchip,iommue@*svpu_mmu aclkifaced 5disablediommu@ff660480rockchip,iommu f@f@*u vdec_mmu aclkifaced 5disablediommu@ff670800rockchip,iommug@**iep_mmu aclkifaced 5disabledrga@ff680000rockchip,rk3399-rgah*7maclkhclksclk"jgi )coreaxiahb|!efuse@ff690000rockchip,rk3399-efusei+} pclk_efusecpu-id@7cpu-leakage@17gpu-leakage@18center-leakage@19cpu-leakage@1alogic-leakage@1bwafer-info@1cpmu-clock-controller@ff750000rockchip,rk3399-pmucruuoqq(Jqclock-controller@ff760000rockchip,rk3399-cruvoq@BCx@#g/;рxh<4`#Fׄׄ syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdw+io-domains"rockchip,rk3399-io-voltage-domain5okay~p%pusb2-phy@e450rockchip,rk3399-usb2phyP{phyclko\clk_usbphy0_480m5okay'host-port* linestate5okay(otg-port0*ghjotg-bvalidotg-idlinestate5okay+usb2-phy@e460rockchip,rk3399-usb2phy`|phyclko\clk_usbphy1_480m5okay)host-port* linestate5okay*otg-port0*lmootg-bvalidotg-idlinestate5okay-phy@f780rockchip,rk3399-emmc-phy$emmcclk5okay&pcie-phyrockchip,rk3399-pcie-phyrefclk")phy5okayphy@ff7c0000rockchip,rk3399-typec-phy|~}tcpdcoretcpdphy-ref~|"L)uphyuphy-pipeuphy-tcphy5okaydp-port/usb3-port,phy@ff800000rockchip,rk3399-typec-phytcpdcoretcpdphy-ref| "M)uphyuphy-pipeuphy-tcphy5okaydp-port0usb3-port.watchdog@ff848000 snps,dw-wdt|*xrktimer@ff850000rockchip,rk3399-timer*QhZ pclktimerspdif@ff870000rockchip,rk3399-spdif*Btx mclkhclkUOdefault]|5okayLci2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s*'txrxi2s_clki2s_hclkVOdefault]|5okayi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s*(txrxi2s_clki2s_hclkWOdefault]| 5disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s*)txrxi2s_clki2s_hclkX|5okayvop@ff8f0000rockchip,rk3399-vop-lit>*wׄaclk_vopdclk_vophclk_vop |" )axiahbdclk5okayport+ endpoint@0endpoint@1endpoint@2endpoint@3endpoint@42iommu@ff8f3f00rockchip,iommu?*w vopl_mmu aclkiface|d5okayvop@ff900000rockchip,rk3399-vop-big>*vׄaclk_vopdclk_vophclk_vop |" )axiahbdclk5okayport+endpoint@0endpoint@1endpoint@2endpoint@3endpoint@41iommu@ff903f00rockchip,iommu?*v vopb_mmu aclkiface|d5okayiommu@ff914000rockchip,iommu @P*+ isp0_mmu aclkifaced| iommu@ff924000rockchip,iommu @P*, isp1_mmu aclkifaced| hdmi-soundsimple-audio-card &i2s ? Yhdmi-sound5okaysimple-audio-card,cpu psimple-audio-card,codec phdmi@ff940000rockchip,rk3399-dw-hdmi*(tqopiahbisfrvpllgrfcec|5okay zportsport+endpoint@0endpoint@1mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi*- porefpclkphy_cfggrf|")apb 5disabledports+port@0+endpoint@0endpoint@1mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi*. qorefpclkphy_cfggrf|")apb 5disabledports+port@0+endpoint@0endpoint@1edp@ff970000rockchip,rk3399-edp* jlo dppclkgrfOdefault]|")dp5okayports+port@0+endpoint@0endpoint@1port@1+endpoint@0gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t8600* jobmmugpu|#5okay pinctrlrockchip,rk3399-pinctrl +|gpio0@ff720000rockchip,gpio-bankrq*  g6gpio1@ff730000rockchip,gpio-banksq*  gxgpio2@ff780000rockchip,gpio-bankxP*  ggpio3@ff788000rockchip,gpio-bankxQ*  ggpio4@ff790000rockchip,gpio-bankyR*  g5pcfg-pull-up pcfg-pull-down pcfg-pull-none pcfg-pull-none-12ma  pcfg-pull-none-13ma  pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma  pcfg-pull-up-8ma  pcfg-pull-up-18ma  pcfg-pull-up-20ma  pcfg-pull-down-4ma  pcfg-pull-down-8ma  pcfg-pull-down-12ma  pcfg-pull-down-18ma  pcfg-pull-down-20ma  pcfg-output-high pcfg-output-low clockclk-32k edpedp-hpd gmacrgmii-pins     rmii-pins      i2c0i2c0-xfer wi2c1i2c1-xfer 4i2c2i2c2-xfer 7i2c3i2c3-xfer 8i2c4i2c4-xfer   ~i2c5i2c5-xfer   9i2c6i2c6-xfer   :i2c7i2c7-xfer ;i2c8i2c8-xfer i2s0i2s0-2ch-bus` i2s0-8ch-bus i2s1i2s1-2ch-busP sdio0sdio0-bus1 sdio0-bus4@ sdio0-cmd sdio0-clk sdio0-cd sdio0-pwr sdio0-bkpwr sdio0-wp sdio0-int sdmmcsdmmc-bus1 sdmmc-bus4@    #sdmmc-clk   sdmmc-cmd  !sdmmc-cd "sdmmc-wp sleepap-pwroff ddrio-pwroff spdifspdif-bus spdif-bus-1 spi0spi0-clk Aspi0-cs0 Dspi0-cs1 spi0-tx Bspi0-rx Cspi1spi1-clk  Espi1-cs0  Hspi1-rx Gspi1-tx Fspi2spi2-clk  Ispi2-cs0  Lspi2-rx  Kspi2-tx  Jspi3spi3-clk rspi3-cs0 uspi3-rx tspi3-tx sspi4spi4-clk Mspi4-cs0 Pspi4-rx Ospi4-tx Nspi5spi5-clk Qspi5-cs0 Tspi5-rx Sspi5-tx Rtestclktest-clkout0 test-clkout1 test-clkout2 tsadcotp-gpio Yotp-out Zuart0uart0-xfer <uart0-cts =uart0-rts uart1uart1-xfer   >uart2auart2a-xfer  uart2buart2b-xfer uart2cuart2c-xfer ?uart3uart3-xfer @uart3-cts uart3-rts uart4uart4-xfer vuarthdcpuarthdcp-xfer pwm0pwm0-pin pwm0-pin-pull-down vop0-pwm-pin vop1-pwm-pin pwm1pwm1-pin pwm1-pin-pull-down pwm2pwm2-pin pwm2-pin-pull-down pwm3apwm3a-pin pwm3bpwm3b-pin hdmihdmi-i2c-xfer hdmi-cec pciepci-clkreqn-cpm pci-clkreqnb-cpm buttonspwr-btn pmicpmic-int-l ypmic-dvs2 zvsel1-gpio vsel2-gpio sdsdmmc0-pwr-h usb2vcc5v0-host-en sdio-pwrseqwifi-enable-h lcd-panellcd-panel-reset opp-table0operating-points-v2  opp00 #Q * 5 8@opp01 ##F * 5opp02 #0, * Popp03 #< *Hopp04 #G *B@opp05 #Tfr **opp-table1operating-points-v2  opp00 #Q * 5 8@opp01 ##F * 5opp02 #0, * opp03 #< * Yopp04 #G *~opp05 #Tfr *opp06 #_" *opp07 #kI *Oopp-table2operating-points-v2opp00 #  * 5opp01 #@ * 5opp02 #ׄ * opp03 #e * Yopp04 ##F *Hopp05 #/ *backlightpwm-backlight I  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~ [ ta yx 5okayexternal-gmac-clock fixed-clockLsY@ \clkin_gmacodc-12vregulator-fixedjdc_12vygpio-keys gpio-keys power d ?6 GPIO Power t Odefault]vcc1v8-s3regulator-fixed jvcc1v8_s3yw@w@N3vcc3v0-sdregulator-fixed  6Odefault]y-- jvcc3v0_sdN|$vcc3v3-sysregulator-fixed jvcc3v3_sysy2Z2ZN{|vcc-sysregulator-fixedjvcc_sysyLK@LK@N{vcc5v0-host-regulatorregulator-fixed  5Odefault] jvcc5v0_hostyN{vdd-logpwm-regulator tajvdd_logy 5\N{adc-keys adc-keys  buttons w@ dbutton-up Volume Up s button-down Volume Down r back Back  menu Menu   edp-panellg,lp079qx1-sp0vsimple-panel 7 y5Odefault] Aportendpointrt5651-soundsimple-audio-card Yrealtek,rt5651-codec &i2s ?- NMicrophoneMic JackHeadphoneHeadphone JackH hMic JackMICBIAS1IN1PMic JackHeadphone JackHPOLHeadphone JackHPORsimple-audio-card,cpu psimple-audio-card,codec psdio-pwrseqmmc-pwrseq-simple ext_clockOdefault] 6  compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8mmc0mmc1mmc2serial0serial1serial2serial3serial4cpudevice_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-supplyphandleportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsranges#dma-cellsclock-namesreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesresetsreset-namesstatusep-gpiosnum-lanespinctrl-namespinctrl-0interrupt-controllerpower-domainsrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqdisable-wpkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratesbroken-cdcap-mmc-highspeedvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controlleraffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nshp-det-gpiospk-con-gpioreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cells#iommu-cells#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdmasdma-namesrockchip,playback-channelsrockchip,capture-channelsiommusrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsbrightness-levelsdefault-brightness-levelpwmsenable-gpiosautorepeatdebounce-intervallabellinux,codelinux,input-typeenable-active-highio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervalpress-threshold-microvoltbacklightpower-supplysimple-audio-card,widgetssimple-audio-card,routingreset-gpios