)8$(0ti,omap3-gta04ti,omap3630ti,omap36xxti,omap3 +7Goldelico GTA04A3/Letux 2804chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/mmc@4809c000]/ocp@68000000/mmc@480b4000b/ocp@68000000/serial@4806a000j/ocp@68000000/serial@4806c000r/ocp@68000000/serial@49020000z/ocp@68000000/serial@49042000/spi/td028ttec1@0 /connectorcpus+cpu@0arm,cortex-a8cpucpu'pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus +  pinmux@30 ti,omap3-padconfpinctrl-single08+#2CXvdefaultpinmux_hsusb2_pins0      pinmux_uart1_pinsRLpinmux_uart2_pinsJHpinmux_uart3_pinsnppinmux_mmc1_pins0backlight_pins_pinmux1pinmux_dss_dpi_pinspinmux_gps_pinsF hdq_pinspinmux_bmp085_pinspinmux_bma180_pins pinmux_itg3200_pinspinmux_hmc5843_pinspinmux_penirq_pinsdpinmux_camera_pins pinmux_mcbsp1_pins0\^`bfh pinmux_mcbsp2_pins   pinmux_mcbsp3_pins <>@Bpinmux_mcbsp4_pinsTVZpinmux_twl4030_pinsAscm_conf@270sysconsimple-busp0+ p0pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-clocks+clock@68 ti,clkselhclock-mcbsp5-mux-fckti,composite-mux-clockmcbsp5_mux_fck % clock-mcbsp3-mux-fckti,composite-mux-clockmcbsp3_mux_fck clock-mcbsp4-mux-fckti,composite-mux-clockmcbsp4_mux_fck %mcbsp5_fckti,composite-clock clock@4 ti,clkselclock-mcbsp1-mux-fckti,composite-mux-clockmcbsp1_mux_fck %clock-mcbsp2-mux-fckti,composite-mux-clockmcbsp2_mux_fck %mcbsp1_fckti,composite-clock  mcbsp2_fckti,composite-clock mcbsp3_fckti,composite-clockmcbsp4_fckti,composite-clockclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+#2CXvpinmux_gpio1_pinsAApinmux_twl4030_vpins target-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `L2revsyscsyss< IWick+ H ` aes1@0 ti,omap3-aesPd  itxrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PL2revsyscsyss< IWick+ H P aes2@0 ti,omap3-aesPdABitxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clocksYosc_sys_ck@d40 ti,mux-clock @sys_ck@1270ti,divider-clock%p#sys_clkout1@d70ti,gate-clock p%dpll3_x2_ckfixed-factor-clockdpll3_m2x2_ckfixed-factor-clock "dpll4_x2_ckfixed-factor-clock!corex2_fckfixed-factor-clock"$wkup_l4_ickfixed-factor-clock#ccorex2_d3_fckfixed-factor-clock$corex2_d5_fckfixed-factor-clock$clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clocksomap_32k_fck fixed-clocksIvirt_12m_ck fixed-clocksvirt_13m_ck fixed-clocks]@virt_19200000_ck fixed-clocks$virt_26000000_ck fixed-clocksvirt_38_4m_ck fixed-clocksIdpll4_ck@d00ti,omap3-dpll-per-j-type-clock## D 0!dpll4_m2_ck@d48ti,divider-clock!? H%dpll4_m2x2_mul_ckfixed-factor-clock%&dpll4_m2x2_ck@d00ti,hsdiv-gate-clock&% 'omap_96m_alwon_fckfixed-factor-clock'3dpll3_ck@d00ti,omap3-dpll-core-clock## @ 0clock@1140 ti,clksel@clock-dpll3-m3ti,divider-clock dpll3_m3_ck%-clock-dpll4-m6ti,divider-clock dpll4_m6_ck!%??clock-emu-src-mux ti,mux-clockemu_src_mux_ck#()*wclock-pclk-fckti,divider-clock pclk_fck+%clock-pclkx2-fckti,divider-clock pclkx2_fck+%clock-atclk-fckti,divider-clock atclk_fck+%clock-traceclk-src-fck ti,mux-clocktraceclk_src_fck#()*%,clock-traceclk-fckti,divider-clock traceclk_fck,% dpll3_m3x2_mul_ckfixed-factor-clock-.dpll3_m3x2_ck@d00ti,hsdiv-gate-clock.%  /emu_core_alwon_ckfixed-factor-clock/(sys_altclk fixed-clocks6mcbsp_clks fixed-clocks core_ckfixed-factor-clock 0dpll1_fck@940ti,divider-clock0% @1dpll1_ck@904ti,omap3-dpll-clock#1  $ @ 4dpll1_x2_ckfixed-factor-clock2dpll1_x2m2_ck@944ti,divider-clock2 DFcm_96m_fckfixed-factor-clock34clock@d40 ti,clksel @clock-dpll3-m2ti,divider-clock dpll3_m2_ck% clock-omap-96m-fck ti,mux-clock omap_96m_fck4#%Zclock-omap-54m-fck ti,mux-clock omap_54m_fck56%Bclock-omap-48m-fck ti,mux-clock omap_48m_fck76%:clock@e40 ti,clksel@clock-dpll4-m3ti,divider-clock dpll4_m3_ck!% 8clock-dpll4-m4ti,divider-clock dpll4_m4_ck!;dpll4_m3x2_mul_ckfixed-factor-clock89dpll4_m3x2_ck@d00ti,hsdiv-gate-clock9% 5cm_96m_d2_fckfixed-factor-clock47omap_12m_fckfixed-factor-clock:[dpll4_m4x2_mul_ckti,fixed-factor-clock;<dpll4_m4x2_ck@d00ti,gate-clock<% _dpll4_m5_ck@f40ti,divider-clock!?@=dpll4_m5x2_mul_ckti,fixed-factor-clock=>dpll4_m5x2_ck@d00ti,hsdiv-gate-clock>% {dpll4_m6x2_mul_ckfixed-factor-clock?@dpll4_m6x2_ck@d00ti,hsdiv-gate-clock@% Aemu_per_alwon_ckfixed-factor-clockA)clock@d70 ti,clksel pclock-clkout2-src-gate ti,composite-no-wait-gate-clockclkout2_src_gate_ck0%Dclock-clkout2-src-muxti,composite-mux-clockclkout2_src_mux_ck0#4BEclock-sys-clkout2ti,divider-clock sys_clkout2C%@clkout2_src_ckti,composite-clockDECmpu_ckfixed-factor-clockFGarm_fck@924ti,divider-clockG $emu_mpu_alwon_ckfixed-factor-clockG*clock@a40 ti,clksel @clock-l3-ickti,divider-clockl3_ick0Hclock-l4-ickti,divider-clockl4_ickH%Jclock-gpt10-mux-fckti,composite-mux-clockgpt10_mux_fckI#%Wclock-gpt11-mux-fckti,composite-mux-clockgpt11_mux_fckI#%Yclock-ssi-ssr-div-fck-3430es2ti,composite-divider-clockssi_ssr_div_fck_3430es2$%$clock@c40 ti,clksel @clock-rm-ickti,divider-clockrm_ickJ%clock-gpt1-mux-fckti,composite-mux-clock gpt1_mux_fckI#bclock-usim-mux-fckti,composite-mux-clock usim_mux_fck(#KLMNOPQRS%clock@a00 ti,clksel clock-gpt10-gate-fckti,composite-gate-clockgpt10_gate_fck#% Vclock-gpt11-gate-fckti,composite-gate-clockgpt11_gate_fck#% Xclock-mmchs2-fckti,wait-gate-clock mmchs2_fck%clock-mmchs1-fckti,wait-gate-clock mmchs1_fck%clock-i2c3-fckti,wait-gate-clock i2c3_fck%clock-i2c2-fckti,wait-gate-clock i2c2_fck%clock-i2c1-fckti,wait-gate-clock i2c1_fck%clock-mcbsp5-gate-fckti,composite-gate-clockmcbsp5_gate_fck %  clock-mcbsp1-gate-fckti,composite-gate-clockmcbsp1_gate_fck %  clock-mcspi4-fckti,wait-gate-clock mcspi4_fckT%clock-mcspi3-fckti,wait-gate-clock mcspi3_fckT%clock-mcspi2-fckti,wait-gate-clock mcspi2_fckT%clock-mcspi1-fckti,wait-gate-clock mcspi1_fckT%clock-uart2-fckti,wait-gate-clock uart2_fckT%clock-uart1-fckti,wait-gate-clock uart1_fckT% clock-hdq-fckti,wait-gate-clockhdq_fckU%clock-modem-fckti,omap3-interface-clock modem_fck#%clock-mspro-fckti,wait-gate-clock mspro_fck%clock-ssi-ssr-gate-fck-3430es2 ti,composite-no-wait-gate-clockssi_ssr_gate_fck_3430es2$%clock-mmchs3-fckti,wait-gate-clock mmchs3_fck%gpt10_fckti,composite-clockVWgpt11_fckti,composite-clockXYcore_96m_fckfixed-factor-clockZcore_48m_fckfixed-factor-clock:Tcore_12m_fckfixed-factor-clock[Ucore_l3_ickfixed-factor-clockH\clock@a10 ti,clksel clock-sdrc-ickti,wait-gate-clock sdrc_ick\%clock-mmchs2-ickti,omap3-interface-clock mmchs2_ick]%clock-mmchs1-ickti,omap3-interface-clock mmchs1_ick]%clock-hdq-ickti,omap3-interface-clockhdq_ick]%clock-mcspi4-ickti,omap3-interface-clock mcspi4_ick]%clock-mcspi3-ickti,omap3-interface-clock mcspi3_ick]%clock-mcspi2-ickti,omap3-interface-clock mcspi2_ick]%clock-mcspi1-ickti,omap3-interface-clock mcspi1_ick]%clock-i2c3-ickti,omap3-interface-clock i2c3_ick]%clock-i2c2-ickti,omap3-interface-clock i2c2_ick]%clock-i2c1-ickti,omap3-interface-clock i2c1_ick]%clock-uart2-ickti,omap3-interface-clock uart2_ick]%clock-uart1-ickti,omap3-interface-clock uart1_ick]% clock-gpt11-ickti,omap3-interface-clock gpt11_ick]% clock-gpt10-ickti,omap3-interface-clock gpt10_ick]% clock-mcbsp5-ickti,omap3-interface-clock mcbsp5_ick]% clock-mcbsp1-ickti,omap3-interface-clock mcbsp1_ick]% clock-omapctrl-ickti,omap3-interface-clock omapctrl_ick]%clock-aes2-ickti,omap3-interface-clock aes2_ick]%clock-sha12-ickti,omap3-interface-clock sha12_ick]%clock-icr-ickti,omap3-interface-clockicr_ick]%clock-des2-ickti,omap3-interface-clock des2_ick]%clock-mspro-ickti,omap3-interface-clock mspro_ick]%clock-mailboxes-ickti,omap3-interface-clockmailboxes_ick]%clock-sad2d-ickti,omap3-interface-clock sad2d_ickH%clock-hsotgusb-ick-3430es2"ti,omap3-hsotgusb-interface-clockhsotgusb_ick_3430es2\%clock-ssi-ick-3430es2ti,omap3-ssi-interface-clockssi_ick_3430es2^%clock-mmchs3-ickti,omap3-interface-clock mmchs3_ick]%gpmc_fckfixed-factor-clock\core_l4_ickfixed-factor-clockJ]clock@e00 ti,clkselclock-dss-tv-fckti,gate-clock dss_tv_fckB%clock-dss-96m-fckti,gate-clock dss_96m_fckZ%clock-dss2-alwon-fckti,gate-clockdss2_alwon_fck#%clock-dss1-alwon-fck-3430es2ti,dss-gate-clockdss1_alwon_fck_3430es2_%dummy_ck fixed-clocksclock@c00 ti,clksel clock-gpt1-gate-fckti,composite-gate-clockgpt1_gate_fck#%aclock-gpio1-dbckti,gate-clock gpio1_dbck`%clock-wdt2-fckti,wait-gate-clock wdt2_fck`%clock-sr1-fckti,wait-gate-clocksr1_fck#%#clock-sr2-fckti,wait-gate-clocksr2_fck#%"clock-usim-gate-fckti,composite-gate-clockusim_gate_fckZ% gpt1_fckti,composite-clockabwkup_32k_fckfixed-factor-clockI`clock@c10 ti,clksel clock-wdt2-ickti,omap3-interface-clock wdt2_ickc%clock-wdt1-ickti,omap3-interface-clock wdt1_ickc%clock-gpio1-ickti,omap3-interface-clock gpio1_ickc%clock-omap-32ksync-ickti,omap3-interface-clockomap_32ksync_ickc%clock-gpt12-ickti,omap3-interface-clock gpt12_ickc%clock-gpt1-ickti,omap3-interface-clock gpt1_ickc%clock-usim-ickti,omap3-interface-clock usim_ickc% per_96m_fckfixed-factor-clock3 per_48m_fckfixed-factor-clock:dclock@1000 ti,clkselclock-uart3-fckti,wait-gate-clock uart3_fckd% clock-gpt2-gate-fckti,composite-gate-clockgpt2_gate_fck#%fclock-gpt3-gate-fckti,composite-gate-clockgpt3_gate_fck#%hclock-gpt4-gate-fckti,composite-gate-clockgpt4_gate_fck#%jclock-gpt5-gate-fckti,composite-gate-clockgpt5_gate_fck#%lclock-gpt6-gate-fckti,composite-gate-clockgpt6_gate_fck#%nclock-gpt7-gate-fckti,composite-gate-clockgpt7_gate_fck#%pclock-gpt8-gate-fckti,composite-gate-clockgpt8_gate_fck#% rclock-gpt9-gate-fckti,composite-gate-clockgpt9_gate_fck#% tclock-gpio6-dbckti,gate-clock gpio6_dbcke%clock-gpio5-dbckti,gate-clock gpio5_dbcke%clock-gpio4-dbckti,gate-clock gpio4_dbcke%clock-gpio3-dbckti,gate-clock gpio3_dbcke%clock-gpio2-dbckti,gate-clock gpio2_dbcke% clock-wdt3-fckti,wait-gate-clock wdt3_fcke% clock-mcbsp2-gate-fckti,composite-gate-clockmcbsp2_gate_fck %clock-mcbsp3-gate-fckti,composite-gate-clockmcbsp3_gate_fck %clock-mcbsp4-gate-fckti,composite-gate-clockmcbsp4_gate_fck %clock-uart4-fckti,wait-gate-clock uart4_fckd%clock@1040 ti,clksel@clock-gpt2-mux-fckti,composite-mux-clock gpt2_mux_fckI#gclock-gpt3-mux-fckti,composite-mux-clock gpt3_mux_fckI#%iclock-gpt4-mux-fckti,composite-mux-clock gpt4_mux_fckI#%kclock-gpt5-mux-fckti,composite-mux-clock gpt5_mux_fckI#%mclock-gpt6-mux-fckti,composite-mux-clock gpt6_mux_fckI#%oclock-gpt7-mux-fckti,composite-mux-clock gpt7_mux_fckI#%qclock-gpt8-mux-fckti,composite-mux-clock gpt8_mux_fckI#%sclock-gpt9-mux-fckti,composite-mux-clock gpt9_mux_fckI#%ugpt2_fckti,composite-clockfggpt3_fckti,composite-clockhigpt4_fckti,composite-clockjkgpt5_fckti,composite-clocklmgpt6_fckti,composite-clocknogpt7_fckti,composite-clockpqgpt8_fckti,composite-clockrsgpt9_fckti,composite-clocktuper_32k_alwon_fckfixed-factor-clockIeper_l4_ickfixed-factor-clockJvclock@1010 ti,clkselclock-gpio6-ickti,omap3-interface-clock gpio6_ickv%clock-gpio5-ickti,omap3-interface-clock gpio5_ickv%clock-gpio4-ickti,omap3-interface-clock gpio4_ickv%clock-gpio3-ickti,omap3-interface-clock gpio3_ickv%clock-gpio2-ickti,omap3-interface-clock gpio2_ickv% clock-wdt3-ickti,omap3-interface-clock wdt3_ickv% clock-uart3-ickti,omap3-interface-clock uart3_ickv% clock-uart4-ickti,omap3-interface-clock uart4_ickv%clock-gpt9-ickti,omap3-interface-clock gpt9_ickv% clock-gpt8-ickti,omap3-interface-clock gpt8_ickv% clock-gpt7-ickti,omap3-interface-clock gpt7_ickv%clock-gpt6-ickti,omap3-interface-clock gpt6_ickv%clock-gpt5-ickti,omap3-interface-clock gpt5_ickv%clock-gpt4-ickti,omap3-interface-clock gpt4_ickv%clock-gpt3-ickti,omap3-interface-clock gpt3_ickv%clock-gpt2-ickti,omap3-interface-clock gpt2_ickv%clock-mcbsp2-ickti,omap3-interface-clock mcbsp2_ickv%clock-mcbsp3-ickti,omap3-interface-clock mcbsp3_ickv%clock-mcbsp4-ickti,omap3-interface-clock mcbsp4_ickv%emu_src_ckti,clkdm-gate-clockw+secure_32k_fck fixed-clocksxgpt12_fckfixed-factor-clockxwdt1_fckfixed-factor-clockxsecurity_l4_ick2fixed-factor-clockJyclock@a14 ti,clksel clock-aes1-ickti,omap3-interface-clock aes1_icky%clock-rng-ickti,omap3-interface-clockrng_icky% clock-sha11-ickti,omap3-interface-clock sha11_icky%clock-des1-ickti,omap3-interface-clock des1_icky%clock-pka-ickti,omap3-interface-clockpka_ickz%clock@f00 ti,clkselclock-cam-mclkti,gate-clock cam_mclk{%clock-csi2-96m-fckti,gate-clock csi2_96m_fck%cam_ick@f10!ti,omap3-no-wait-interface-clockJ%security_l3_ickfixed-factor-clockHzssi_l4_ickfixed-factor-clockJ^sr_l4_ickfixed-factor-clockJdpll2_fck@40ti,divider-clock0%@|dpll2_ck@4ti,omap3-dpll-clock#|$@4 2:}dpll2_m2_ck@44ti,divider-clock}D~iva2_ck@0ti,wait-gate-clock~%clock@a18 ti,clksel clock-mad2d-ickti,omap3-interface-clock mad2d_ickH%clock-usbtll-ickti,omap3-interface-clock usbtll_ick]%ssi_ssr_fck_3430es2ti,composite-clockssi_sst_fck_3430es2fixed-factor-clocksys_d2_ckfixed-factor-clock#Komap_96m_d2_fckfixed-factor-clockZLomap_96m_d4_fckfixed-factor-clockZMomap_96m_d8_fckfixed-factor-clockZNomap_96m_d10_fckfixed-factor-clockZ Odpll5_m2_d4_ckfixed-factor-clockPdpll5_m2_d8_ckfixed-factor-clockQdpll5_m2_d16_ckfixed-factor-clockRdpll5_m2_d20_ckfixed-factor-clockSusim_fckti,composite-clockdpll5_ck@d04ti,omap3-dpll-clock##  $ L 4 2dpll5_m2_ck@d50ti,divider-clock Psgx_gate_fck@b00ti,composite-gate-clock0% core_d3_ckfixed-factor-clock0core_d4_ckfixed-factor-clock0core_d6_ckfixed-factor-clock0omap_192m_alwon_fckfixed-factor-clock'core_d2_ckfixed-factor-clock0sgx_mux_fck@b40ti,composite-mux-clock 4 @sgx_fckti,composite-clock$sgx_ick@b10ti,wait-gate-clockH %cpefuse_fck@a08ti,gate-clock# %ts_fck@a08ti,gate-clockI %usbtll_fck@a08ti,wait-gate-clock %dss_ick_3430es2@e10ti,omap3-dss-interface-clockJ%usbhost_120m_fck@1400ti,gate-clock%usbhost_48m_fck@1400ti,dss-gate-clock:%usbhost_ick@1410ti,omap3-dss-interface-clockJ%clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomain+dpll4_clkdmti,clockdomain!wkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomain}d2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 2revsyscI`fckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcC2H target-module@48056000ti,sysc-omap2ti,syscH`H`,H`(2revsyscsyss<# N IW\ick+ H`dma-controller@0ti,omap3630-sdmati,omap-sdma \g t`gpio@48310000ti,omap3-gpioH1gpio1C2default(gpio@49050000ti,omap3-gpioIgpio2C2gpio@49052000ti,omap3-gpioI gpio3C2gpio@49054000ti,omap3-gpioI@ gpio4C2gpio@49056000ti,omap3-gpioI`!gpio5C2gpio@49058000ti,omap3-gpioI"gpio6C2serial@4806a000ti,omap3-uartH Hd12itxrxuart1sldefaultserial@4806c000ti,omap3-uartHId34itxrxuart2sldefaultgnsswi2wi,w2sg0004default serial@49020000ti,omap3-uartIJnd56itxrxuart3sldefaulti2c@48070000 ti,omap3-i2cH8+i2c1s'@twl@48H fck ti,twl4030C2defaultaudioti,twl4030-audiocodecpowerti,twl4030-power-idlertcti,twl4030-rtc bciti,twl4030-bci )7 CvacT0`watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1&%-regulator-vaux2ti,twl4030-vaux2**kregulator-vaux3ti,twl4030-vaux3&%&%regulator-vaux4ti,twl4030-vaux4*0regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5regulator-vusb1v8ti,twl4030-vusb1v8regulator-vusb3v1ti,twl4030-vusb3v1regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@kregulator-vsimti,twl4030-vsim*0gpioti,twl4030-gpioC2twl4030-usbti,twl4030-usb pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad disabledmadcti,twl4030-madc i2c@48072000 ti,omap3-i2cH 9+i2c2sbmp085@77 bosch,bmp085wdefault (bma180@41 bosch,bma180Adefault itg3200@68invensense,itg3200hdefault tca6507@45 ti,tca6507+E6led@04gta04:red:auxled@14gta04:green:auxled@34gta04:red:power :default-onled@44gta04:green:powerled@6gpiohmc5843@1ehoneywell,hmc5883ldefault tsc2007@48 ti,tsc2007Hdefault  PX`s m24lr64@50 atmel,24c64Plis302@1dst,lis331dlhst,lis3lv02d !3EWi { 2 ,;J Y i2c@48060000 ti,omap3-i2cH=+i2c3smailbox@48094000ti,omap3-mailboxmailboxH @htmbox-dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@d#$%&'()* itx0rx0tx1rx1tx2rx2tx3rx3 disabledspi@4809a000ti,omap2-mcspiH B+mcspi2 d+,-.itx0rx0tx1rx1 disabledspi@480b8000ti,omap2-mcspiH [+mcspi3 ditx0rx0tx1rx1 disabledspi@480ba000ti,omap2-mcspiH 0+mcspi4dFGitx0rx0 disabled1w@480b2000 ti,omap3-1wH :hdq1wdefaultmmc@4809c000ti,omap3-hsmmcH Smmc1d=>itxrxdefaultmmc@480b4000ti,omap3-hsmmcH @Vmmc2d/0itxrxmmc@480ad000ti,omap3-hsmmcH ^mmc3dMNitxrx disabledmmu@480bd400%ti,omap2-iommuH mmu_isp2!mmu@5d000000%ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@2mpu ;< BcommontxrxRmcbsp1d itxrx fckokayadefault target-module@480a0000ti,sysc-omap2ti,syscH <H @H D2revsyscsyss<IW ick+ H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I 2mpusidetone>?BcommontxrxsidetoneRmcbsp2mcbsp2_sidetoned!"itxrx fckickokaydefault )mcbsp@49024000ti,omap3-mcbspI@I 2mpusidetoneYZBcommontxrxsidetoneRmcbsp3mcbsp3_sidetoneditxrxfckickokayadefaultmcbsp@49026000ti,omap3-mcbspI`2mpu 67 BcommontxrxRmcbsp4ditxrxfckaokaydefault+mcbsp@48096000ti,omap3-mcbspH `2mpu QR BcommontxrxRmcbsp5ditxrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1dEirxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H12revsyscsyss<' IWfckick+ H1rtimer@0ti,omap3430-timerfck%Itarget-module@49032000ti,sysc-omap2-timerti,syscI I I 2revsyscsyss<' IWfckick+ I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer112target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@2revsyscsyss<' IWfckick+ H0@timer@0ti,omap3430-timer_usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHM gpmc@6e000000ti,omap3430-gpmcgpmcndirxtx  %+C20nand@0,0ti,omap2-nand   7ham1 G P+ _ q , ,  " , 6 ( @ R R '( 9 Qx-loader@0 4X-Loaderbootloaders@800004U-Bootbootloaders_env@240000 4U-Boot Env$kernel@2800004Kernel(`filesystem@880000 4File Systemusb_otg_hs@480ab000ti,omap3-musbH \]Bmcdma usb_otg_hs b m u  ~   usb2-phy 2dss@48050000 ti,omap3-dssHokay dss_corefck+default dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H 2protophypll disabled dss_dsi1 fcksys_clk+encoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH okay dss_vencfcktv_dac_clkportendpoint   4portendpoint  /ssi-controller@48058000 ti,omap3-ssissiokayHH2sysgddGBgdd_mpu+  ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHH2txrxCDssi-port@4805b000ti,omap3-ssi-portHH2txrxEFserial@49042000ti,omap3-uartI PdQRitxrxuart4slregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0h2base-addressint-address #  ` )sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+#2CXvdefault pinmux_hsusb2_2_pins0PRT V X Z  spi_gpio_pinmux 8FHD-isp@480bc000 ti,omap3-ispH H  5! <ports+port@0endpoint H ] l w   bandgap@48002524H%$ti,omap36xx-bandgap %target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 82sysc< I"fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 82sysc< I#fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap4ti,syscPP 2revsysc N I$fckick+ Popp-tableoperating-points-v2-ti-cpuopp50-300000000  ssssss  opp100-600000000 #F OOOOOO opp130-800000000 / 777777 opp1g-1000000000 ;  opp_supplyti,omap-opp-supply thermal-zonescpu-thermal  " 0N  =%tripscpu_alert M8 Ypassive&cpu_crit M_ Y criticalcooling-mapsmap0 d& i'memory@80000000memory fixedregulatorregulator-fixedldo_3v32Z2Zkoscillator fixed-clocksgpio-keys gpio-keysaux-button4aux x ( antenna-detect gpio-keysgps-antenna-button 4GPS_EXT_ANT  x     soundti,omap-twl4030 gta04 )sound_telephonysimple-audio-card GTA04 voice * * i2s 7 \simple-audio-card,cpu ~+simple-audio-card,codec ~,*gsm_codecoption,gtm601a,spi spi-gpio+default- (  ( ( ( td028ttec1@0tpo,td028ttec1    .4lcdportendpoint /backlightpwm-backlight 0 backlight, (2<FPZd default1.dmtimer-pwmti,omap-dmtimer-pwm)230hsusb2_phyusb-nop-xceiv Cconnectorcomposite-video-connector4tvportendpoint 35opa362 ti,opa362 O(ports+port@0endpoint 4port@1endpoint 53wifi_pwrseqmmc-pwrseq-simple C6pinmux_mcbsp1@48002274pinctrl-singleH"t+\X v#default7pinmux_mcbsp1_devconf0_pins w7pinmux_tv_out@480022d8pinctrl-singleH"+\X v#default8pinmux_tv_acbias_devconf1_pins w8 compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2mmc0mmc1serial0serial1serial2serial3display0display1device_typeregclocksclock-namesclock-latencyoperating-points-v2vbb-supply#cooling-cellscpu0-supplyphandleinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-output-namesti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,dividersti,low-power-stopti,lockti,low-power-bypassti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedsirf,onoff-gpioslna-supplyvcc-supplyti,enable-vibrati,ramp_delay_valueti,system-power-controllerbci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsvdda-supplyvddd-supplylabellinux,default-triggerti,x-plate-ohmstouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressuretouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-inverted-yVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,click-click-time-limitst,click-latencyst,irq1-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthti,non-removablebroken-cdcap-power-off-cardmmc-pwrseq#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-off-nsgpmc,we-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-clk-psmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdds_dsi-supplyremote-endpointti,channelsti,invert-polaritydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typeti,isp-clock-divisorti,strobe-modedata-shifthsync-activevsync-activedata-activepclk-sample#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendti,absolute-max-voltage-uvpolling-delay-passivepolling-delaycoefficientsthermal-sensorstemperaturehysteresistripcooling-devicelinux,codewakeup-sourcelinux,input-typedebounce-intervalti,modelti,mcbspsimple-audio-card,namesimple-audio-card,bitclock-mastersimple-audio-card,frame-mastersimple-audio-card,formatsimple-audio-card,bitclock-inversionsimple-audio-card,frame-inversionsound-daisck-gpiosmiso-gpiosmosi-gpioscs-gpiosnum-chipselectsspi-max-frequencyspi-cpolspi-cphabacklightpwmspwm-namesbrightness-levelsdefault-brightness-levelti,timersti,clock-sourcereset-gpiosenable-gpiospinctrl-single,bit-per-muxpinctrl-single,bits