Ð þíÆ‚8¼0( R»øisee,omap5-igep0050ti,omap5&7IGEPv5chosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/mmc@4809c000g/ocp/mmc@480b4000l/ocp/mmc@480ad000q/ocp/mmc@480d1000v/ocp/mmc@480d5000{/ocp/serial@4806a000ƒ/ocp/serial@4806c000‹/ocp/serial@48020000“/ocp/serial@4806e000›/ocp/serial@48066000£/ocp/serial@48068000 «/connector7´/ocp/usbhshost@4a064000/ehci@4a064c00/hub@2/usbether@3cpuscpu@0½cpuarm,cortex-a15ÉÍB@, ã`ÐÞåcpuñ“àÿcpu@1½cpuarm,cortex-a15ÉÍB@, ã`ÐÞåcpuñ“àÿthermal-zonescpu_thermal"ú8ôFVAÿÿùtripscpu_alertc† oÐÄpassivecpu_critcèHoÐ Äcriticalcooling-mapsmap0z ÿÿÿÿÿÿÿÿgpu_thermal"ú8ôFVuÿÿôPtripsgpu_critcèHoÐ Äcriticalcore_thermal"ú8ôFVÐtripscore_critcèHoÐ Äcriticaltimerarm,armv7-timer0Ž   &pmuarm,cortex-a15-pmuŽƒ„interrupt-controller@48211000arm,cortex-a15-gic™®@ÉH!H! H!@ H!` &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpu™®ÉH(&socti,omap-inframpu ti,omap4-mpu¿mpuÉocpti,omap5-l3-nocsimple-busÎÀÕ€€€¿l3_main_1l3_main_2l3_main_30ÉD D€0E@Ž  l4@4a000000ti,omap5-l4-cfgsimple-bus ÎJ" scm@2000ti,omap5-scm-coresimple-busÉ  Î scm_conf@0sysconÉ„scm@2800%ti,omap5-scm-padconf-coresimple-bus Î(pinmux@40 ti,omap5-padconfpinctrl-singleÉ@¶à®™ï ÿ*default8 rpinmux_twl6040_pinsB„Šgpinmux_mcpdm_pins(BB\^`b{pinmux_mcbsp1_pins BLN PR }pinmux_mcbsp2_pins BTVXZ~pinmux_i2c1_pinsB²´_pinmux_mcspi2_pins B¼¾ÀÂnpinmux_mcspi3_pins Bxz|~opinmux_mmc3_pins0Bdfhjlnxpinmux_wlan_pinsB|’palmas_msecure_pinsB@apinmux_usbhost_pins0B„†ž pn pinmux_led_gpio_pinsB– pinmux_uart1_pins B`bdfppinmux_uart3_pinsBšœqpinmux_uart5_pins Bprtvspinmux_dss_hdmi_pinsBüŽpinmux_tpd12s015_pinsBþ”pinmux_i2c4_pinsB¸ºmpinctrl_power_button_pinBF›omap5_padconf_global@5a0sysconsimple-busÉ ì Πì pbias_regulator@60ti,pbias-omap5ti,pbias-omapÉ`V pbias_mmc_omap5]pbias_mmc_omap5lw@„2Z tcm_core_aon@4000 ti,omap5-cm-core-aonsimple-busÉ@  Î@ clockspad_clks_src_ckœ fixed-clock©· pad_clks_ck@108œti,gate-clockÞ ¹É*secure_32k_clk_src_ckœ fixed-clock©€slimbus_src_clkœ fixed-clock©· slimbus_clk@108œti,gate-clockÞ ¹ É$sys_32k_ckœ fixed-clock©€;virt_12000000_ckœ fixed-clock©·>virt_13000000_ckœ fixed-clock©Æ]@?virt_16800000_ckœ fixed-clock©Y@virt_19200000_ckœ fixed-clock©$øAvirt_26000000_ckœ fixed-clock©Œº€Bvirt_27000000_ckœ fixed-clock©›üÀCvirt_38400000_ckœ fixed-clock©IðDxclk60mhsp1_ckœ fixed-clock©“‡ˆxclk60mhsp2_ckœ fixed-clock©“‡‰dpll_abe_ck@1e0œti,omap4-dpll-m4xen-clockÞÉàäìèdpll_abe_x2_ckœti,omap4-dpll-x2-clockÞdpll_abe_m2x2_ck@1f0œti,divider-clockÞÆÉðÑabe_24m_fclkœfixed-factor-clockÞèó&abe_clk@108œti,divider-clockÞÆÉý%abe_iclk@528œti,divider-clockÞ¹É(abe_lp_clk_divœfixed-factor-clockÞèóEdpll_abe_m3x2_ck@1f4œti,divider-clockÞÆÉôÑdpll_core_byp_mux@12cœ ti,mux-clockÞ¹É,dpll_core_ck@120œti,omap4-dpll-core-clockÞÉ $,(dpll_core_x2_ckœti,omap4-dpll-x2-clockÞdpll_core_h21x2_ck@150œti,divider-clockÞÆ?ÉPÑc2c_fclkœfixed-factor-clockÞèóc2c_iclkœfixed-factor-clockÞèódpll_core_h11x2_ck@138œti,divider-clockÞÆ?É8Ñdpll_core_h12x2_ck@13cœti,divider-clockÞÆ?É<Ñdpll_core_h13x2_ck@140œti,divider-clockÞÆ?É@Ñdpll_core_h14x2_ck@144œti,divider-clockÞÆ?ÉDÑ<dpll_core_h22x2_ck@154œti,divider-clockÞÆ?ÉTÑdpll_core_h23x2_ck@158œti,divider-clockÞÆ?ÉXÑdpll_core_h24x2_ck@15cœti,divider-clockÞÆ?É\Ñdpll_core_m2_ck@130œti,divider-clockÞÆÉ0Ñdpll_core_m3x2_ck@134œti,divider-clockÞÆÉ4ÑGiva_dpll_hs_clk_divœfixed-factor-clockÞèódpll_iva_byp_mux@1acœ ti,mux-clock޹ɬdpll_iva_ck@1a0œti,omap4-dpll-clockÞÉ ¤¬¨/Ep}@dpll_iva_x2_ckœti,omap4-dpll-x2-clockÞdpll_iva_h11x2_ck@1b8œti,divider-clockÞÆ?É¸Ñ /Å` dpll_iva_h12x2_ck@1bcœti,divider-clockÞÆ?ɼÑ!/$üà!mpu_dpll_hs_clk_divœfixed-factor-clockÞèó"dpll_mpu_ck@160œti,omap5-mpu-dpll-clockÞ"É`dlhdpll_mpu_m2_ck@170œti,divider-clockÞÆÉpÑper_dpll_hs_clk_divœfixed-factor-clockÞèó+usb_dpll_hs_clk_divœfixed-factor-clockÞèó1l3_iclk_div@100œti,divider-clockƹÉÞý#gpu_l3_iclkœfixed-factor-clockÞ#èól4_root_clk_div@100œti,divider-clockƹÉÞ#ýslimbus1_slimbus_clk@560œti,gate-clockÞ$¹ É`aess_fclk@528œti,divider-clockÞ%¹ÆÉ(mcasp_sync_mux_ck@540œ ti,mux-clock Þ&'(¹É@)mcasp_gfclk@540œ ti,mux-clock Þ)*$¹É@dummy_ckœ fixed-clock©clockdomainsmpu_cm@300 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œdsp_cm@400 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œabe_cm@500 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ dœcm_core@8000ti,omap5-cm-coresimple-busÉ€0 ΀0clocksdpll_per_byp_mux@14cœ ti,mux-clockÞ+¹ÉL,dpll_per_ck@140œti,omap4-dpll-clockÞ,É@DLH-dpll_per_x2_ckœti,omap4-dpll-x2-clockÞ-.dpll_per_h11x2_ck@158œti,divider-clockÞ.Æ?ÉXÑ4dpll_per_h12x2_ck@15cœti,divider-clockÞ.Æ?É\Ñdpll_per_h14x2_ck@164œti,divider-clockÞ.Æ?ÉdÑ=dpll_per_m2_ck@150œti,divider-clockÞ-ÆÉPÑ6dpll_per_m2x2_ck@150œti,divider-clockÞ.ÆÉPÑ5dpll_per_m3x2_ck@154œti,divider-clockÞ.ÆÉTÑHdpll_unipro1_ck@200œti,omap4-dpll-clockÞÉ /dpll_unipro1_clkdcoldoœfixed-factor-clockÞ/èó9dpll_unipro1_m2_ck@210œti,divider-clockÞ/ÆÉÑ:dpll_unipro2_ck@1c0œti,omap4-dpll-clockÞÉÀÄÌÈ0dpll_unipro2_clkdcoldoœfixed-factor-clockÞ0èódpll_unipro2_m2_ck@1d0œti,divider-clockÞ0ÆÉÐÑdpll_usb_byp_mux@18cœ ti,mux-clockÞ1¹ÉŒ2dpll_usb_ck@180œti,omap4-dpll-j-type-clockÞ2É€„Œˆ3dpll_usb_clkdcoldoœfixed-factor-clockÞ3èódpll_usb_m2_ck@190œti,divider-clockÞ3ÆÉÑ7func_128m_clkœfixed-factor-clockÞ4èófunc_12m_fclkœfixed-factor-clockÞ5èófunc_24m_clkœfixed-factor-clockÞ6èó(func_48m_fclkœfixed-factor-clockÞ5èófunc_96m_fclkœfixed-factor-clockÞ5èó8l3init_60m_fclk@104œti,divider-clockÞ7ɇiss_ctrlclk@1320œti,gate-clockÞ8¹É lli_txphy_clk@f20œti,gate-clockÞ9¹É lli_txphy_ls_clk@f20œti,gate-clockÞ:¹ É usb_phy_cm_clk32k@640œti,gate-clockÞ;¹É@…fdif_fclk@1328œti,divider-clockÞ4¹ÆÉ(gpu_core_gclk_mux@1520œ ti,mux-clockÞ<=¹É gpu_hyd_gclk_mux@1520œ ti,mux-clockÞ<=¹É hsi_fclk@1638œti,divider-clockÞ5¹ÆÉ8clockdomainsl3init_clkdmti,clockdomainÞ3l3main1_cm@700 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œl3main2_cm@800 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œipu_cm@900 ti,omap4-cmÉ  Î clk@20 ti,clkctrlÉ œdma_cm@a00 ti,omap4-cmÉ  Î clk@20 ti,clkctrlÉ œemif_cm@b00 ti,omap4-cmÉ  Î clk@20 ti,clkctrlÉ œl4cfg_cm@d00 ti,omap4-cmÉ  Î clk@20 ti,clkctrlÉ œl3instr_cm@e00 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œl4per_cm@1000 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ \œdss_cm@1400 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ œl3init_cm@1600 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ Ôœ†l4@4ae00000ti,omap5-l4-wkupsimple-bus ÎJà°counter@4000ti,omap-counter32kÉ@@ ¿counter_32kprm@6000ti,omap5-prmsimple-busÉ`0 Ž  Î`0clockssys_clkin@110œ ti,mux-clockÞ>?@ABCDÉÑabe_dpll_bypass_clk_mux@108œ ti,mux-clockÞ;Éabe_dpll_clk_mux@10cœ ti,mux-clockÞ;É custefuse_sys_gfclk_divœfixed-factor-clockÞèódss_syc_gfclk_divœfixed-factor-clockÞèó'wkupaon_iclk_mux@108œ ti,mux-clockÞEÉFl3instr_ts_gclk_divœfixed-factor-clockÞFèóclockdomainswkupaon_cm@1900 ti,omap4-cmÉ Îclk@20 ti,clkctrlÉ \œscrm@a000ti,omap5-scrmÉ  clocksauxclk0_src_gate_ck@310œ ti,composite-no-wait-gate-clockÞG¹ÉIauxclk0_src_mux_ck@310œti,composite-mux-clock ÞGH¹ÉJauxclk0_src_ckœti,composite-clockÞIJKauxclk0_ck@310œti,divider-clockÞK¹ÆÉXauxclk1_src_gate_ck@314œ ti,composite-no-wait-gate-clockÞG¹ÉLauxclk1_src_mux_ck@314œti,composite-mux-clock ÞGH¹ÉMauxclk1_src_ckœti,composite-clockÞLMNauxclk1_ck@314œti,divider-clockÞN¹ÆÉYauxclk2_src_gate_ck@318œ ti,composite-no-wait-gate-clockÞG¹ÉOauxclk2_src_mux_ck@318œti,composite-mux-clock ÞGH¹ÉPauxclk2_src_ckœti,composite-clockÞOPQauxclk2_ck@318œti,divider-clockÞQ¹ÆÉZauxclk3_src_gate_ck@31cœ ti,composite-no-wait-gate-clockÞG¹ÉRauxclk3_src_mux_ck@31cœti,composite-mux-clock ÞGH¹ÉSauxclk3_src_ckœti,composite-clockÞRSTauxclk3_ck@31cœti,divider-clockÞT¹ÆÉ[auxclk4_src_gate_ck@320œ ti,composite-no-wait-gate-clockÞG¹É Uauxclk4_src_mux_ck@320œti,composite-mux-clock ÞGH¹É Vauxclk4_src_ckœti,composite-clockÞUVWauxclk4_ck@320œti,divider-clockÞW¹ÆÉ \auxclkreq0_ck@210œ ti,mux-clockÞXYZ[\¹Éauxclkreq1_ck@214œ ti,mux-clockÞXYZ[\¹Éauxclkreq2_ck@218œ ti,mux-clockÞXYZ[\¹Éauxclkreq3_ck@21cœ ti,mux-clockÞXYZ[\¹Éclockdomainspinmux@c840 ti,omap5-padconfpinctrl-singleÉÈ@<à®™ï ÿ*default8]pinmux_palmas_sys_nirq_pinsB(`pinmux_usbhost_wkup_pinsB]pinmux_wlcore_irq_pinByomap5_scm_wkup_pad_conf@cda0&ti,omap5-scm-wkup-pad-confsimple-busÉÍ ` ÎÍ `scm_conf@0sysconsimple-busÉ` Î`clocks@0fref_xtal_ckœti,gate-clockÞ¹Ékocmcram@40300000 mmio-sramÉ@0dma-controller@4a056000ti,omap4430-sdmaÉJ`0Ž  DO \ ¿dma_system^gpio@4ae10000ti,omap4-gpioÉJá Ž¿gpio1i{‹™®zgpio@48055000ti,omap4-gpioÉHP Ž¿gpio2{‹™®gpio@48057000ti,omap4-gpioÉHp Ž¿gpio3{‹™®“gpio@48059000ti,omap4-gpioÉH Ž ¿gpio4{‹™®œgpio@4805b000ti,omap4-gpioÉH° Ž!¿gpio5{‹™®lgpio@4805d000ti,omap4-gpioÉHÐ Ž"¿gpio6{‹™®gpio@48051000ti,omap4-gpioÉH Ž#¿gpio7{‹™®–gpio@48053000ti,omap4-gpioÉH0 Žy¿gpio8{‹™®p234—  ¦²gpio8_234/msecuregpmc@50000000ti,omap4430-gpmcÉP Ž¼^ÁrxtxË׿gpmcÞ#åfck™®{‹i2c@48070000 ti,omap4-i2cÉH Ž8¿i2c1*default8_©€palmas@48 ti,palmas ŽÉH™®é¡*default8`acgpioti,palmas-gpio{‹bpalmas_usbti,palmas-usb-vid5L Vb€palmas_clk32k@1ti,palmas-clk32kgaudioœjrtcti,palmas-rtc&cŽ_|gpadcti,palmas-gpadcŽ¢´Ñ palmas_pmicti,palmas-pmic&cŽ îshort-irqþd!d2dBdRdbdrdˆdžd­d¼eËeÚdéeøddf%d5dregulatorssmps123]smps123l 'À„ã`FZsmps45]smps45l 'À„ý0FZsmps6]smps6l™p„™pFZsmps7]smps7lw@„w@FZhsmps8]smps8l 'À„ý0FZsmps9]smps9l „ l€ismps10_out2 ]smps10_out2lLK@„LK@FZsmps10_out1 ]smps10_out1lLK@„LK@ldo1]ldo1lw@„w@ldo2]ldo2l*¹€„*¹€ zdisabledldo3]ldo3lã`„ã`Z zdisabledldo4]ldo4l„€„„€ldo5]ldo5lw@„w@FZldo6]ldo6lO€„O€FZldo7]ldo7lw@„w@zokayldo8]ldo8l-ÆÀ„-ÆÀZ zdisabledldo9]ldo9lw@„-ÆÀZuldoln]ldolnlw@„w@FZldousb]ldousbl1—P„1—PFZregen3]regen3FZpalmas_power_buttonti,palmas-pwrbutton&cŽtwl@4b ti,twl6040œÉK*default8g Žwhši¦Þjk åclk32kmclk ¹l|i2c@48072000 ti,omap4-i2cÉH  Ž9¿i2c2i2c@48060000 ti,omap4-i2cÉH Ž=¿i2c3i2c@4807a000 ti,omap4-i2cÉH  Ž>¿i2c4*default8mtca6416@21 ti,tca6416É!{‹•i2c@4807c000 ti,omap4-i2cÉHÀ Ž<¿i2c5spinlock@4a0f6000ti,omap4-hwspinlockÉJ` ¿spinlockÊspi@48098000ti,omap4-mcspiÉH € ŽA¿mcspi1Ø@¼^#^$^%^&^'^(^)^* Átx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiÉH   ŽB¿mcspi2Ø ¼^+^,^-^.Átx0rx0tx1rx1*default8nspi@480b8000ti,omap4-mcspiÉH € Ž[¿mcspi3ؼ^^Átx0rx0*default8ospi@480ba000ti,omap4-mcspiÉH   Ž0¿mcspi4ؼ^F^GÁtx0rx0serial@4806a000ti,omap4-uartÉH  ŽH¿uart1©Ül*default8pserial@4806c000ti,omap4-uartÉHÀ ŽI¿uart2©Ülserial@48020000ti,omap4-uartÉH ŽJ¿uart3©Ül*default8qæJrœserial@4806e000ti,omap4-uartÉHà ŽF¿uart4©Ülserial@48066000ti,omap4-uartÉH` Ži¿uart5©Ül*default8sserial@48068000ti,omap4-uartÉH€ Žj¿uart6©Ülmmc@4809c000ti,omap4-hsmmcÉH À ŽS¿mmc1ú¼^=^>Átxrxt+u7mmc@480b4000ti,omap4-hsmmcÉH @ ŽV¿mmc2¼^/^0Átxrx+f7Ammc@480ad000ti,omap4-hsmmcÉH Ð Ž^¿mmc3¼^M^NÁtxrx+vRw7D]*default8xæ^rjwlcore@2 ti,wl1271É*default8y&zŽpŒº€mmc@480d1000ti,omap4-hsmmcÉH  Ž`¿mmc4¼^9^:Átxrx zdisabledmmc@480d5000ti,omap4-hsmmcÉH P Ž;¿mmc5¼^;^<Átxrx zdisabledmmu@4a066000ti,omap4-iommuÉJ` Ž¿mmu_dsp„mmu@55082000ti,omap4-iommuÉU  Žd¿mmu_ipu„‘keypad@4ae1c000ti,omap4-keypadÉJáÀ¿kbdmcpdm@40132000ti,omap4-mcpdmÉ@ I §mpudma Žp¿mcpdm¼^A^BÁup_linkdn_linkzokay*default8{Þ|åpdmclkšdmic@4012e000ti,omap4-dmicÉ@àIà§mpudma Žr¿dmic¼^CÁup_link zdisabledmcbsp@40122000ti,omap4-mcbspÉ@ ÿI ÿ§mpudma Žîcommon±€¿mcbsp1¼^!^"Átxrxzokay*default8}mcbsp@40124000ti,omap4-mcbspÉ@@ÿI@ÿ§mpudma Žîcommon±€¿mcbsp2¼^^Átxrxzokay*default8~mcbsp@40126000ti,omap4-mcbspÉ@`ÿI`ÿ§mpudma Žîcommon±€¿mcbsp3¼^^Átxrx zdisabledmailbox@4a0f4000ti,omap4-mailboxÉJ@ Ž¿mailboxÀÌÞmbox_ipu ð ûmbox_dsp ð ûtimer@4ae18000ti,omap5430-timerÉJက Ž%¿timer1 Þ åfcktimer@48032000ti,omap5430-timerÉH € Ž&¿timer2timer@48034000ti,omap5430-timerÉH@€ Ž'¿timer3timer@48036000ti,omap5430-timerÉH`€ Ž(¿timer4timer@40138000ti,omap5430-timerÉ@€€I€€ Ž)¿timer5"timer@4013a000ti,omap5430-timerÉ@ €I € Ž*¿timer6"timer@4013c000ti,omap5430-timerÉ@À€IÀ€ Ž+¿timer7timer@4013e000ti,omap5430-timerÉ@à€Ià€ Ž,¿timer8"timer@4803e000ti,omap5430-timerÉHà€ Ž-¿timer9"timer@48086000ti,omap5430-timerÉH`€ Ž.¿timer10"timer@48088000ti,omap5430-timerÉH€€ Ž/¿timer11"wdt@4ae14000ti,omap5-wdtti,omap3-wdtÉJá@€ ŽP ¿wd_timer2dmm@4e000000 ti,omap5-dmmÉN Žq¿dmmemif@4c000000 ti,emif-4d5¿emif1/BÉL ŽnKbwemif@4d000000 ti,emif-4d5¿emif2/BÉM ŽoKbwomap_dwc3@4a020000ti,dwc3 ¿usb_otg_ssÉJ Ž]ŠÎ”€›dwc3@4a030000 snps,dwc3ÉJ$Ž\\]îperipheralhostotg§‚ƒ¬usb2-phyusb3-phy¶otg”€ocp2scp@4a080000ti,omap-ocp2scpÉJ Î ¿ocp2scp1usb2phy@4a084000 ti,omap-usb2ÉJ@|¾„Þ…†ÐåwkupclkrefclkÏ‚usb3phy@4a084400 ti,omap-usb3ÉJD€JHdJL@§phy_rxphy_txpll_ctrl¾„pÞ…†Ðåwkupclksysclkrefclkσusbhstll@4a062000 ti,usbhs-tllÉJ  ŽN ¿usb_tll_hsusbhshost@4a064000ti,usbhs-hostÉJ@ ¿usb_host_hsÎ Þ‡ˆ‰3årefclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 Úehci-hsic åehci-hsicohci@4a064800ti,ohci-omap3ÉJH ŽLðehci@4a064c00 ti,ehci-omapÉJL ŽM §Š‹hub@2 usb424,3503Éusbether@3 usb424,7500Ébandgap@4a0021e0 ÉJ!à J#, J#€,J#À< Ž~ti,omap5430-bandgap ocp2scp@4a090000ti,omap-ocp2scpÉJ Î ¿ocp2scp3phy@4a096000ti,phy-pipe3-sataÉJ `€J ddJ h@§phy_rxphy_txpll_ctrl¾„tÞ†håsysclkrefclkÏŒsata@4a141100snps,dwc-ahciÉJJ Ž6§Œ ¬sata-phy Þ†h¿sata dss@58000000 ti,omap5-dssÉX€zok ¿dss_core ÞåfckÎdispc@58001000ti,omap5-dispcÉX Ž ¿dss_dispc Þåfckencoder@58002000ti,omap5-rfbiÉX  zdisabled ¿dss_rfbiÞ#åfckickencoder@58004000 ti,omap5-dsiÉX@XB@XC@§protophypll Ž5 zdisabled ¿dss_dsi1Þ  åfcksys_clkencoder@58005000 ti,omap5-dsiÉXX’@X“@§protophypll Ž7 zdisabled ¿dss_dsi2Þ  åfcksys_clkencoder@58060000ti,omap5-hdmi ÉXX€X€X§wppllphycore Žezok ¿dss_hdmiÞ  åfcksys_clk¼^L Áaudio_tx*default8Ž 0portendpoint <—regulator-abb-mpu ti,abb-v2]abb_mpuÞ L2 ] ÉJà|ÜJà`J!ÄJàÃ3§base-addressint-addressefuse-addressldo-address m€ † ž0 ², ðÐðregulator-abb-mm ti,abb-v2]abb_mmÞ L2 ] ÉJà|äJà`J!¤JàÃ3§base-addressint-addressefuse-addressldo-address m€ † ž0 ²£èððfixedregulator-vmainregulator-fixed]vmainlLK@„LK@‘fixedregulator-vsys_cobraregulator-fixed ]vsys_cobra ¾‘lLK@„LK@dfixedregulator-vdds_1v8_mainregulator-fixed]vdds_1v8_main ¾hlw@„w@efixedregulator-mmcsdregulator-fixed ]vmmcsd_fixedl-ÆÀ„-ÆÀfsdhci0_pwrseqmmc-pwrseq-simpleÞj åext_clockwfixedregulator-mmcsdioregulator-fixed]vmmcsdio_fixedlw@„w@ Ål ¦ Ép*default8’vhsusb2_phyusb-nop-xceiv Ú“ÞY åmain_clk©$øÏŠhsusb3_phyusb-nop-xceiv Ú“Ï‹encoder ti,tpd12s015*default8”< • • –––portsport@0Éendpoint <—port@1Éendpoint <˜™connectorhdmi-connector æhdmiÄbportendpoint <™˜soundti,abe-twl6040 ìomap5-uevm õ $ø š |— (Headset StereophoneHSOLHeadset StereophoneHSORLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inmemory@80000000½memoryÉ€gpio_keys gpio-keys8›*defaultpower-button æPower Button 9t  œleds gpio-ledsled@1 æboard:green:usr0  • Doffled@2 æboard:red:usr1  • Doffled@3 æboard:blue:usr1  • Doff #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4mmc0mmc1mmc2mmc3mmc4serial0serial1serial2serial3serial4serial5display0ethernetdevice_typeregoperating-pointsclocksclock-namesclock-latency#cooling-cellscpu0-supplyphandlepolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramrangesdma-ranges#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersassigned-clocksassigned-clock-rates#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-highline-namedmasdma-namesgpmc,num-csgpmc,num-waitpinsti,system-power-controllerti,mux-pad1ti,mux-pad2ti,enable-vbus-detectionti,enable-id-detectionti,wakeupid-gpiosti,backup-battery-chargeableti,backup-battery-charge-high-current#io-channel-cellsti,channel0-current-microampti,channel3-current-microampinterrupt-namesti,ldo6-vibratorsmps123-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplysmps10_out2-in-supplysmps10_out1-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo5-in-supplyldo6-in-supplyldo7-in-supplyldo8-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyregulator-always-onregulator-boot-onti,smps-rangestatuswakeup-sourcevio-supplyv2v1-supplyenable-active-highti,audpwron-gpio#hwlock-cellsti,spi-num-csinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablemmc-pwrseqcap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-moderemote-wakeup-connected#thermal-sensor-cellsports-implementedvdda-supplyremote-endpointti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplystartup-delay-usreset-gpioslabelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,twl6040ti,audio-routinglinux,codedefault-state