Ð þíR%8Lt(±L<,radxa,rockrockchip,rk3188 7Radxa Rockaliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/dwmmc@1021c000f/dwmmc@10214000l/dwmmc@10218000r/serial@10124000z/serial@10126000‚/serial@20064000Š/serial@20068000’/spi@20070000—/spi@20074000amba ,simple-busœdma-controller@20018000,arm,pl330arm,primecell£ €@§²½ØÀ ßapb_pclkë/dma-controller@2001c000,arm,pl330arm,primecell£ À@§²½ØÀ ßapb_pclk ódisableddma-controller@20078000,arm,pl330arm,primecell£ €@§²½ØÁ ßapb_pclkëoscillator ,fixed-clockún6 xin24mgpu@10090000",rockchip,rk3188-maliarm,mali-400£ ØÅÅ ßbuscore*Å:õáOxóokayx§ 5Vgpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu3l2-cache-controller@10138000,arm,pl310-cache£€ftë,scu@1013c000,arm,cortex-a9-scu£Àglobal-timer@1013c200,arm,cortex-a9-global-timer£  § Ø ódisabledlocal-timer@1013c600,arm,cortex-a9-twd-timer£Æ  § Øinterrupt-controller@1013d000,arm,cortex-a9-gic€•£ÐÁëserial@10124000&,rockchip,rk3188-uartsnps,dw-apb-uart£@ §"¦°ßbaudclkapb_pclkØ@Lóokay½defaultËserial@10126000&,rockchip,rk3188-uartsnps,dw-apb-uart£` §#¦°ßbaudclkapb_pclkØAMóokay½defaultËusb@10180000,rockchip,rk3066-usbsnps,dwc2£ §ØÃßotgÕotgÝïþ€€@@   usb2-phyóokayusb@101c0000 ,snps,dwc2£ §ØÉßotgÕhost  usb2-phyóokayethernet@10204000,rockchip,rk3188-emac£ @< §ØÄD ßhclkmacref)d3rmiióokay½default Ë < @ ethernet-phy@0£ §ë dwmmc@10214000,rockchip,rk2928-dw-mshc£!@ §ØÀHßbiuciuKPrx-txZOQeresetóokay½defaultËq}‡™ªdwmmc@10218000,rockchip,rk2928-dw-mshc£!€ §ØÁIßbiuciuKPrx-txZORereset ódisableddwmmc@1021c000,rockchip,rk2928-dw-mshc£!À §ØÂJßbiuciuKPrx-txZOSereset ódisabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfd£ @ë1reboot-mode,syscon-reboot-modeµ@¼RBÃÈRBÃÖRBà æRBÃgrf@20008000,syscon£ €ëi2c@2002d000,rockchip,rk3188-i2c£ Ð §(ßi2cØP ódisabled½defaultËi2c@2002f000,rockchip,rk3188-i2c£ ð §)ØQßi2cóokay½defaultËú€rtc@51,haoyu,hym8563£Q§ ½defaultË xin32kact8846@5a,active-semi,act8846£Zóokayò½defaultË  +6BNregulatorsREG1ZVCC_DDRiO€O€™REG2ZVDD_LOGiB@B@™REG3ZVDD_ARMi Yø™p™ë-REG4ZVCC_IOi2Z 2Z ™ëREG5ZVDD_10iB@B@™REG6 ZVDD_HDMIi&% &% ™REG7ZVCC_18iw@w@™REG8ZVCCA_33i2Z 2Z ™REG9 ZVCC_RMIIi2Z 2Z ë REG10 ZVCCIO_WLi2Z 2Z ™REG11 ZVCC18_IOiw@w@™REG12ZVCC_28i*¹€*¹€™pwm@20030000,rockchip,rk2928-pwm£ ­ØF ódisabled½defaultËpwm@20030010,rockchip,rk2928-pwm£ ­ØFóokay½defaultËwatchdog@2004c000 ,rockchip,rk3188-wdtsnps,dw-wdt£ ÀØK §3óokaypwm@20050020,rockchip,rk2928-pwm£  ­ØGóokay½defaultËpwm@20050030,rockchip,rk2928-pwm£ 0­ØGóokay½defaultËi2c@20056000,rockchip,rk3188-i2c£ ` §*ØRßi2c ódisabled½defaultËi2c@2005a000,rockchip,rk3188-i2c£   §+ØSßi2c ódisabled½defaultË i2c@2005e000,rockchip,rk3188-i2c£ à §4ØTßi2c ódisabled½defaultË!serial@20064000&,rockchip,rk3188-uartsnps,dw-apb-uart£ @ §$¦°ßbaudclkapb_pclkØBNóokay½defaultË"serial@20068000&,rockchip,rk3188-uartsnps,dw-apb-uart£ € §%¦°ßbaudclkapb_pclkØCOóokay½defaultË#saradc@2006c000,rockchip,saradc£ À §¸ØGJßsaradcapb_pclkOW esaradc-apb ódisabledspi@20070000(,rockchip,rk3188-spirockchip,rk3066-spiØEHßspiclkapb_pclk §&£ K  Ptxrx ódisabled½defaultË$%&'spi@20074000(,rockchip,rk3188-spirockchip,rk3066-spiØFIßspiclkapb_pclk §'£ @K  Ptxrx ódisabled½defaultË()*+cpusÊrockchip,rk3066-smpcpu@0Øcpu,arm,cortex-a9ä,£@õ‰@™p›@ÐO€Œ0a€g8 s€à˜ 'À~ð°ÀHÂÀ Yøœ@Ø-cpu@1Øcpu,arm,cortex-a9ä,£cpu@2Øcpu,arm,cortex-a9ä,£cpu@3Øcpu,arm,cortex-a9ä,£sram@10080000 ,mmio-sram£€ œ€smp-sram@0,rockchip,rk3066-smp-sram£Ptimer@2000e000,,rockchip,rk3188-timerrockchip,rk3288-timer£ à  §.ØWE ßtimerpclktimer@200380a0,,rockchip,rk3188-timerrockchip,rk3288-timer£ €   §@ØZB ßtimerpclki2s@1011a000(,rockchip,rk3188-i2srockchip,rk3066-i2s£   § ½defaultË.K//Ptxrxßi2s_hclki2s_clkØÆK ; ódisabledsound@1011e000,,rockchip,rk3188-spdifrockchip,rk3066-spdif£à U ßhclkmclkØÅNK/Ptx § ½defaultË0óokayë5clock-controller@20000000,rockchip,rk3188-cru£  fëefuse@20010000,rockchip,rk3188-efuse£ @Ø[ ßpclk_efusecpu_leakage@17£phy0,rockchip,rk3188-usb-phyrockchip,rk3288-usb-phyóokayusb-phy@10cs£ ØQßphyclk ëusb-phy@11cs£ØRßphyclk ëpinctrl,rockchip,rk3188-pinctrl~1œgpio0@2000a000,rockchip,rk3188-gpio-bank0£   §6ØU‹›€•ëgpio1@2003c000,rockchip,gpio-bank£ À §7ØV‹›€•gpio2@2003e000,rockchip,gpio-bank£ à §8ØW‹›€•ë8gpio3@20080000,rockchip,gpio-bank£  §9ØX‹›€•ë pcfg_pull_up§ë3pcfg_pull_down´pcfg_pull_noneÃë2emmcemmc-clkÐ2emmc-cmdÐ3emmc-rstÐ2emacemac-xfer€Ð22222222ëemac-mdio Ð22ë i2c0i2c0-xfer Ð22ëi2c1i2c1-xfer Ð22ëi2c2i2c2-xfer Ð22ëi2c3i2c3-xfer Ð22ë i2c4i2c4-xfer Ð22ë!pwm0pwm0-outÐ2ëpwm1pwm1-outÐ2ëpwm2pwm2-outÐ2ëpwm3pwm3-outÐ2ëspi0spi0-clkÐ3ë$spi0-cs0Ð3ë'spi0-txÐ3ë%spi0-rxÐ3ë&spi0-cs1Ð3spi1spi1-clkÐ3ë(spi1-cs0Ð3ë+spi1-rxÐ3ë*spi1-txÐ3ë)spi1-cs1Ð3uart0uart0-xfer Ð32ëuart0-ctsÐ2uart0-rtsÐ2uart1uart1-xfer Ð32ëuart1-ctsÐ2uart1-rtsÐ2uart2uart2-xfer Ð3 2ë"uart3uart3-xfer Ð 3 2ë#uart3-ctsÐ 2uart3-rtsÐ 2sd0sd0-clkÐ2ësd0-cmdÐ2ësd0-cdÐ2ësd0-wpÐ 2sd0-pwrÐ2sd0-bus-width1Ð2sd0-bus-width4@Ð2222ësdmmc-pwrÐ2ë:sd1sd1-clkÐ2sd1-cmdÐ2sd1-cdÐ2sd1-wpÐ2sd1-bus-width1Ð2sd1-bus-width4@Ð2222i2s0i2s0-bus`Ð222222ë.spdifspdif-txÐ2ë0pcfg-output-lowÞë4act8846act8846-dvs0-ctlÐ4ëhym8563rtc-intÐ3ëlan8720aphy-intÐ3ë ir-receiverir-recv-pinÐ 2ë7usbhost-vbus-drvÐ2ë;otg-vbus-drvÐ2ë9memory@60000000Ømemory£`€gpio-keys ,gpio-keysépower ôútGPIO Key Power *dgpio-leds ,gpio-ledsgreenrock:green:user1 ô