18( yHgumstix,omap3-overo-chestnut43gumstix,omap3-overoti,omap3430ti,omap3 +%7OMAP35xx Gumstix Overo on Chestnut43chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000 s/displaycpus+cpu@0arm,cortex-a8|cpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+-JdefaultXbpinmux_uart2_pins j<>@Bbpinmux_i2c1_pinsjbpinmux_mmc1_pins0jbpinmux_mmc2_pins0j(*,.02bpinmux_w3cbw003c_pinsjlbpinmux_hsusb2_pins@j      bpinmux_twl4030_pinsjAbpinmux_i2c3_pinsjbpinmux_uart3_pinsjnpbpinmux_dss_dpi_pinsjbpinmux_lte430_pinsjDbpinmux_backlight_pinsjFbpinmux_mcspi1_pins jbpinmux_ads7846_pinsj bscm_conf@270sysconsimple-busp0+ p0bpbias_regulator@2b0ti,pbias-omap3ti,pbias-omap~pbias_mmc_omap2430pbias_mmc_omap2430w@-bclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhbmcbsp5_fckti,composite-clockbmcbsp1_mux_fck@4ti,composite-mux-clockb mcbsp1_fckti,composite-clock bmcbsp2_mux_fck@4ti,composite-mux-clock b mcbsp2_fckti,composite-clock bmcbsp3_mux_fck@68ti,composite-mux-clock hbmcbsp3_fckti,composite-clockbmcbsp4_mux_fck@68ti,composite-mux-clock hbmcbsp4_fckti,composite-clockbclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+-pinmux_twl4030_vpins jbaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYbosc_sys_ck@d40 ti,mux-clock @bsys_ck@1270ti,divider-clockpbsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock*dpll3_m2x2_ckfixed-factor-clock*bdpll4_x2_ckfixed-factor-clock*corex2_fckfixed-factor-clock*bwkup_l4_ickfixed-factor-clock*bNcorex2_d3_fckfixed-factor-clock*bcorex2_d5_fckfixed-factor-clock*bclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockb@virt_12m_ck fixed-clockbvirt_13m_ck fixed-clock]@bvirt_19200000_ck fixed-clock$bvirt_26000000_ck fixed-clockbvirt_38_4m_ck fixed-clockIbdpll4_ck@d00ti,omap3-dpll-per-clock D 0bdpll4_m2_ck@d48ti,divider-clock? Hb dpll4_m2x2_mul_ckfixed-factor-clock *b!dpll4_m2x2_ck@d00ti,gate-clock! 4b"omap_96m_alwon_fckfixed-factor-clock"*b)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0bdpll3_m3_ck@1140ti,divider-clock@b#dpll3_m3x2_mul_ckfixed-factor-clock#*b$dpll3_m3x2_ck@d00ti,gate-clock$  4b%emu_core_alwon_ckfixed-factor-clock%*bbsys_altclk fixed-clockb.mcbsp_clks fixed-clockbdpll3_m2_ck@d40ti,divider-clock @bcore_ckfixed-factor-clock*b&dpll1_fck@940ti,divider-clock& @b'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4bdpll1_x2_ckfixed-factor-clock*b(dpll1_x2m2_ck@944ti,divider-clock( Db<cm_96m_fckfixed-factor-clock)*b*omap_96m_fck@d40 ti,mux-clock* @bEdpll4_m3_ck@e40ti,divider-clock @b+dpll4_m3x2_mul_ckfixed-factor-clock+*b,dpll4_m3x2_ck@d00ti,gate-clock, 4b-omap_54m_fck@d40 ti,mux-clock-. @b8cm_96m_d2_fckfixed-factor-clock**b/omap_48m_fck@d40 ti,mux-clock/. @b0omap_12m_fckfixed-factor-clock0*bGdpll4_m4_ck@e40ti,divider-clock @b1dpll4_m4x2_mul_ckti,fixed-factor-clock1JXeb2dpll4_m4x2_ck@d00ti,gate-clock2 4ebdpll4_m5_ck@f40ti,divider-clock?@b3dpll4_m5x2_mul_ckti,fixed-factor-clock3JXeb4dpll4_m5x2_ck@d00ti,gate-clock4 4ebjdpll4_m6_ck@1140ti,divider-clock?@b5dpll4_m6x2_mul_ckfixed-factor-clock5*b6dpll4_m6x2_ck@d00ti,gate-clock6 4b7emu_per_alwon_ckfixed-factor-clock7*bcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& pb9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 pb:clkout2_src_ckti,composite-clock9:b;sys_clkout2@d70ti,divider-clock;@ pxmpu_ckfixed-factor-clock<*b=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=*bdl3_ick@a40ti,divider-clock& @b>l4_ick@a40ti,divider-clock> @b?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  bAgpt10_mux_fck@a40ti,composite-mux-clock@ @bBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  bCgpt11_mux_fck@a40ti,composite-mux-clock@ @bDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE*bmmchs2_fck@a00ti,wait-gate-clock bmmchs1_fck@a00ti,wait-gate-clock bi2c3_fck@a00ti,wait-gate-clock bi2c2_fck@a00ti,wait-gate-clock bi2c1_fck@a00ti,wait-gate-clock bmcbsp5_gate_fck@a00ti,composite-gate-clock  bmcbsp1_gate_fck@a00ti,composite-gate-clock  b core_48m_fckfixed-factor-clock0*bFmcspi4_fck@a00ti,wait-gate-clockF bmcspi3_fck@a00ti,wait-gate-clockF bmcspi2_fck@a00ti,wait-gate-clockF bmcspi1_fck@a00ti,wait-gate-clockF buart2_fck@a00ti,wait-gate-clockF buart1_fck@a00ti,wait-gate-clockF  bcore_12m_fckfixed-factor-clockG*bHhdq_fck@a00ti,wait-gate-clockH bcore_l3_ickfixed-factor-clock>*bIsdrc_ick@a10ti,wait-gate-clockI bgpmc_fckfixed-factor-clockI*core_l4_ickfixed-factor-clock?*bJmmchs2_ick@a10ti,omap3-interface-clockJ bmmchs1_ick@a10ti,omap3-interface-clockJ bhdq_ick@a10ti,omap3-interface-clockJ bmcspi4_ick@a10ti,omap3-interface-clockJ bmcspi3_ick@a10ti,omap3-interface-clockJ bmcspi2_ick@a10ti,omap3-interface-clockJ bmcspi1_ick@a10ti,omap3-interface-clockJ bi2c3_ick@a10ti,omap3-interface-clockJ bi2c2_ick@a10ti,omap3-interface-clockJ bi2c1_ick@a10ti,omap3-interface-clockJ buart2_ick@a10ti,omap3-interface-clockJ buart1_ick@a10ti,omap3-interface-clockJ  bgpt11_ick@a10ti,omap3-interface-clockJ  bgpt10_ick@a10ti,omap3-interface-clockJ  bmcbsp5_ick@a10ti,omap3-interface-clockJ  bmcbsp1_ick@a10ti,omap3-interface-clockJ  bomapctrl_ick@a10ti,omap3-interface-clockJ bdss_tv_fck@e00ti,gate-clock8bdss_96m_fck@e00ti,gate-clockEbdss2_alwon_fck@e00ti,gate-clockbdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock bKgpt1_mux_fck@c40ti,composite-mux-clock@ @bLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ bwkup_32k_fckfixed-factor-clock@*bMgpio1_dbck@c00ti,gate-clockM bsha12_ick@a10ti,omap3-interface-clockJ bwdt2_fck@c00ti,wait-gate-clockM bwdt2_ick@c10ti,omap3-interface-clockN bwdt1_ick@c10ti,omap3-interface-clockN bgpio1_ick@c10ti,omap3-interface-clockN bomap_32ksync_ick@c10ti,omap3-interface-clockN bgpt12_ick@c10ti,omap3-interface-clockN bgpt1_ick@c10ti,omap3-interface-clockN bper_96m_fckfixed-factor-clock)*b per_48m_fckfixed-factor-clock0*bOuart3_fck@1000ti,wait-gate-clockO bgpt2_gate_fck@1000ti,composite-gate-clockbPgpt2_mux_fck@1040ti,composite-mux-clock@@bQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockbRgpt3_mux_fck@1040ti,composite-mux-clock@@bSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockbTgpt4_mux_fck@1040ti,composite-mux-clock@@bUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockbVgpt5_mux_fck@1040ti,composite-mux-clock@@bWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockbXgpt6_mux_fck@1040ti,composite-mux-clock@@bYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockbZgpt7_mux_fck@1040ti,composite-mux-clock@@b[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock b\gpt8_mux_fck@1040ti,composite-mux-clock@@b]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock b^gpt9_mux_fck@1040ti,composite-mux-clock@@b_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@*b`gpio6_dbck@1000ti,gate-clock`bgpio5_dbck@1000ti,gate-clock`bgpio4_dbck@1000ti,gate-clock`bgpio3_dbck@1000ti,gate-clock`bgpio2_dbck@1000ti,gate-clock` bwdt3_fck@1000ti,wait-gate-clock` bper_l4_ickfixed-factor-clock?*bagpio6_ick@1010ti,omap3-interface-clockabgpio5_ick@1010ti,omap3-interface-clockabgpio4_ick@1010ti,omap3-interface-clockabgpio3_ick@1010ti,omap3-interface-clockabgpio2_ick@1010ti,omap3-interface-clocka bwdt3_ick@1010ti,omap3-interface-clocka buart3_ick@1010ti,omap3-interface-clocka buart4_ick@1010ti,omap3-interface-clockabgpt9_ick@1010ti,omap3-interface-clocka bgpt8_ick@1010ti,omap3-interface-clocka bgpt7_ick@1010ti,omap3-interface-clockabgpt6_ick@1010ti,omap3-interface-clockabgpt5_ick@1010ti,omap3-interface-clockabgpt4_ick@1010ti,omap3-interface-clockabgpt3_ick@1010ti,omap3-interface-clockabgpt2_ick@1010ti,omap3-interface-clockabmcbsp2_ick@1010ti,omap3-interface-clockabmcbsp3_ick@1010ti,omap3-interface-clockabmcbsp4_ick@1010ti,omap3-interface-clockabmcbsp2_gate_fck@1000ti,composite-gate-clockb mcbsp3_gate_fck@1000ti,composite-gate-clockbmcbsp4_gate_fck@1000ti,composite-gate-clockbemu_src_mux_ck@1140 ti,mux-clockbcd@beemu_src_ckti,clkdm-gate-clockebfpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@bgtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockbhgpt12_fckfixed-factor-clockh*wdt1_fckfixed-factor-clockh*security_l4_ick2fixed-factor-clock?*biaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjecam_ick@f10!ti,omap3-no-wait-interface-clock?bcsi2_96m_fck@f00ti,gate-clockbsecurity_l3_ickfixed-factor-clock>*bkpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?*brsr1_fck@c00ti,wait-gate-clock b sr2_fck@c00ti,wait-gate-clock b sr_l4_ickfixed-factor-clock?*dpll2_fck@40ti,divider-clock&@bldpll2_ck@4ti,omap3-dpll-clockl$@4bmdpll2_m2_ck@44ti,divider-clockmDbniva2_ck@0ti,wait-gate-clocknbmodem_fck@a00ti,omap3-interface-clock bsad2d_ick@a10ti,omap3-interface-clock> bmad2d_ick@a18ti,omap3-interface-clock> bmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock bossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$bpssi_ssr_fck_3430es2ti,composite-clockopbqssi_sst_fck_3430es2fixed-factor-clockq*bhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI bssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr busim_gate_fck@c00ti,composite-gate-clockE  b}sys_d2_ckfixed-factor-clock*btomap_96m_d2_fckfixed-factor-clockE*buomap_96m_d4_fckfixed-factor-clockE*bvomap_96m_d8_fckfixed-factor-clockE*bwomap_96m_d10_fckfixed-factor-clockE* bxdpll5_m2_d4_ckfixed-factor-clocks*bydpll5_m2_d8_ckfixed-factor-clocks*bzdpll5_m2_d16_ckfixed-factor-clocks*b{dpll5_m2_d20_ckfixed-factor-clocks*b|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @b~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  bdpll5_ck@d04ti,omap3-dpll-clock  $ L 4bdpll5_m2_ck@d50ti,divider-clock Pbssgx_gate_fck@b00ti,composite-gate-clock& bcore_d3_ckfixed-factor-clock&*bcore_d4_ckfixed-factor-clock&*bcore_d6_ckfixed-factor-clock&*bomap_192m_alwon_fckfixed-factor-clock"*bcore_d2_ckfixed-factor-clock&*bsgx_mux_fck@b40ti,composite-mux-clock * @bsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> bcpefuse_fck@a08ti,gate-clock bts_fck@a08ti,gate-clock@ busbtll_fck@a08ti,wait-gate-clocks busbtll_ick@a18ti,omap3-interface-clockJ bmmchs3_ick@a10ti,omap3-interface-clockJ bmmchs3_fck@a00ti,wait-gate-clock bdss1_alwon_fck_3430es2@e00ti,dss-gate-clockebdss_ick_3430es2@e10ti,omap3-dss-interface-clock?busbhost_120m_fck@1400ti,gate-clocksbusbhost_48m_fck@1400ti,dss-gate-clock0busbhost_ick@1410ti,omap3-dss-interface-clock?bclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH bdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmabgpio@48310000ti,omap3-gpioH1gpio1bgpio@49050000ti,omap3-gpioIgpio2bgpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4bgpio@49056000ti,omap3-gpioI`!gpio5bgpio@49058000ti,omap3-gpioI"gpio6bserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lJdefaultXserial@49020000ti,omap3-uartIJn56txrxuart3lJdefaultXi2c@48070000 ti,omap3-i2cH8txrx+i2c1JdefaultX'@twl@48H  ti,twl4030JdefaultXaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci /= Ivacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0bregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5bregulator-vusb1v8ti,twl4030-vusb1v8bregulator-vusb3v1ti,twl4030-vusb3v1bregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@Zregulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiontwl4030-usbti,twl4030-usb zbpwmti,twl4030-pwmpwmledti,twl4030-pwmledbpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcbi2c@48072000 ti,omap3-i2cH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cH=txrx+i2c3JdefaultXeeprom@51 atmel,24c01Qlis33de@1dst,lis33dest,lis3lv02d!3EW i { xx!0&?&N disabledmailbox@48094000ti,omap3-mailboxmailboxH @]i{dsp  spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3JdefaultXads7846@0JdefaultX ti,ads7846`  spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1-=>txrx:JdefaultXGSmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxJdefaultXG]Sjwmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispb mmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokaybmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDL ehci@48064800 ti,ehci-omapHHM8gpmc@6e000000ti,omap3430-gpmcgpmcnrxtx=I+00+,bnand@0,0ti,omap2-nand[micron,mt29c4g96maz  jybch8,,",("61@@RQRb(t+partition@0SPLpartition@80000U-Bootpartition@1c0000 Environment$partition@280000Kernel(partition@780000 Filesystemethernet@gpmcsmsc,lan9221smsc,lan9115*$  "*$@<Q61$tb*  0 J Z h u  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs     8 usb2-phy 2dss@48050000 ti,omap3-dssHok dss_corefck+JdefaultXdispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfckportendpoint  bssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+-JdefaultX pinmux_hsusb2_2_pins0j   " b pinmux_w3cbw003c_2_pinsjbpinmux_led_pinsjbpinmux_button_pinsjbisp@480bc000 ti,omap3-ispH H |  ~l ports+bandgap@48002524H%$ti,omap34xx-bandgap b target-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $sysc  fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $sysc  fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal  5 CN  P memory@0|memorypwmleds pwm-ledsoveroovero:blue:COM `w5 e tmmc0soundti,omap-twl4030 overo hsusb2_power_regregulator-fixed hsusb2_vbusLK@LK@  p bhsusb2_phyusb-nop-xceiv bregulator-w3cbw003c-npoweronregulator-fixedregulator-w3cbw003c-npoweron2Z2Z  bregulator-w3cbw003c-wifi-nresetJdefaultXregulator-fixed regulator-w3cbw003c-wifi-nreset2Z2Z  'blis33-3v3-regregulator-fixedlis33-3v3-reg2Z2Zblis33-1v8-regregulator-fixedlis33-1v8-regw@w@bdisplaysamsung,lte430wq-f0cpanel-dpilcd43JdefaultX portendpoint bpanel-timinga     )   %  / < I Sads7846-regregulator-fixed ads7846-reg2Z2Zbbacklightgpio-backlightJdefaultX  cleds gpio-ledsJdefaultXheartbeatovero:red:gpio21  theartbeatgpio22overo:blue:gpio22 gpio_keys gpio-keysJdefaultX+button0button0 n button1button1 n regulator-vddvarioregulator-fixed vddvarioZbregulator-vdd33aregulator-fixedvdd33aZb compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesiommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activedefault-onlinux,code