8h( 0Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap36xxti,omap3 +07OMAP36xx/AM37xx/DM37xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000s/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8{cpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+,IdefaultWapinmux_uart2_pins i<>@Bapinmux_i2c1_pinsiapinmux_mmc1_pins0iapinmux_mmc2_pins0i(*,.02apinmux_w3cbw003c_pinsilapinmux_hsusb2_pins@i      apinmux_twl4030_pinsiAapinmux_i2c3_pinsiapinmux_uart3_pinsinpascm_conf@270sysconsimple-busp0+ p0apbias_regulator@2b0ti,pbias-omap3ti,pbias-omap}pbias_mmc_omap2430pbias_mmc_omap2430w@-aclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhamcbsp5_fckti,composite-clockamcbsp1_mux_fck@4ti,composite-mux-clocka mcbsp1_fckti,composite-clock amcbsp2_mux_fck@4ti,composite-mux-clock a mcbsp2_fckti,composite-clock amcbsp3_mux_fck@68ti,composite-mux-clock hamcbsp3_fckti,composite-clockamcbsp4_mux_fck@68ti,composite-mux-clock hamcbsp4_fckti,composite-clockaclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+,pinmux_twl4030_vpins iaaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYaosc_sys_ck@d40 ti,mux-clock @asys_ck@1270ti,divider-clockpasys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock)dpll3_m2x2_ckfixed-factor-clock)adpll4_x2_ckfixed-factor-clock)corex2_fckfixed-factor-clock)awkup_l4_ickfixed-factor-clock)aNcorex2_d3_fckfixed-factor-clock)acorex2_d5_fckfixed-factor-clock)aclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clocka@virt_12m_ck fixed-clockavirt_13m_ck fixed-clock]@avirt_19200000_ck fixed-clock$avirt_26000000_ck fixed-clockavirt_38_4m_ck fixed-clockIadpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0adpll4_m2_ck@d48ti,divider-clock? Ha dpll4_m2x2_mul_ckfixed-factor-clock )a!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! 3a"omap_96m_alwon_fckfixed-factor-clock")a)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0adpll3_m3_ck@1140ti,divider-clock@a#dpll3_m3x2_mul_ckfixed-factor-clock#)a$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  3a%emu_core_alwon_ckfixed-factor-clock%)absys_altclk fixed-clocka.mcbsp_clks fixed-clockadpll3_m2_ck@d40ti,divider-clock @acore_ckfixed-factor-clock)a&dpll1_fck@940ti,divider-clock& @a'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4adpll1_x2_ckfixed-factor-clock)a(dpll1_x2m2_ck@944ti,divider-clock( Da<cm_96m_fckfixed-factor-clock))a*omap_96m_fck@d40 ti,mux-clock* @aEdpll4_m3_ck@e40ti,divider-clock @a+dpll4_m3x2_mul_ckfixed-factor-clock+)a,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, 3a-omap_54m_fck@d40 ti,mux-clock-. @a8cm_96m_d2_fckfixed-factor-clock*)a/omap_48m_fck@d40 ti,mux-clock/. @a0omap_12m_fckfixed-factor-clock0)aGdpll4_m4_ck@e40ti,divider-clock @a1dpll4_m4x2_mul_ckti,fixed-factor-clock1IWda2dpll4_m4x2_ck@d00ti,gate-clock2 3dadpll4_m5_ck@f40ti,divider-clock?@a3dpll4_m5x2_mul_ckti,fixed-factor-clock3IWda4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 3dajdpll4_m6_ck@1140ti,divider-clock?@a5dpll4_m6x2_mul_ckfixed-factor-clock5)a6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 3a7emu_per_alwon_ckfixed-factor-clock7)acclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& pa9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 pa:clkout2_src_ckti,composite-clock9:a;sys_clkout2@d70ti,divider-clock;@ pwmpu_ckfixed-factor-clock<)a=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=)adl3_ick@a40ti,divider-clock& @a>l4_ick@a40ti,divider-clock> @a?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  aAgpt10_mux_fck@a40ti,composite-mux-clock@ @aBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  aCgpt11_mux_fck@a40ti,composite-mux-clock@ @aDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE)ammchs2_fck@a00ti,wait-gate-clock ammchs1_fck@a00ti,wait-gate-clock ai2c3_fck@a00ti,wait-gate-clock ai2c2_fck@a00ti,wait-gate-clock ai2c1_fck@a00ti,wait-gate-clock amcbsp5_gate_fck@a00ti,composite-gate-clock  amcbsp1_gate_fck@a00ti,composite-gate-clock  a core_48m_fckfixed-factor-clock0)aFmcspi4_fck@a00ti,wait-gate-clockF amcspi3_fck@a00ti,wait-gate-clockF amcspi2_fck@a00ti,wait-gate-clockF amcspi1_fck@a00ti,wait-gate-clockF auart2_fck@a00ti,wait-gate-clockF auart1_fck@a00ti,wait-gate-clockF  acore_12m_fckfixed-factor-clockG)aHhdq_fck@a00ti,wait-gate-clockH acore_l3_ickfixed-factor-clock>)aIsdrc_ick@a10ti,wait-gate-clockI agpmc_fckfixed-factor-clockI)core_l4_ickfixed-factor-clock?)aJmmchs2_ick@a10ti,omap3-interface-clockJ ammchs1_ick@a10ti,omap3-interface-clockJ ahdq_ick@a10ti,omap3-interface-clockJ amcspi4_ick@a10ti,omap3-interface-clockJ amcspi3_ick@a10ti,omap3-interface-clockJ amcspi2_ick@a10ti,omap3-interface-clockJ amcspi1_ick@a10ti,omap3-interface-clockJ ai2c3_ick@a10ti,omap3-interface-clockJ ai2c2_ick@a10ti,omap3-interface-clockJ ai2c1_ick@a10ti,omap3-interface-clockJ auart2_ick@a10ti,omap3-interface-clockJ auart1_ick@a10ti,omap3-interface-clockJ  agpt11_ick@a10ti,omap3-interface-clockJ  agpt10_ick@a10ti,omap3-interface-clockJ  amcbsp5_ick@a10ti,omap3-interface-clockJ  amcbsp1_ick@a10ti,omap3-interface-clockJ  aomapctrl_ick@a10ti,omap3-interface-clockJ adss_tv_fck@e00ti,gate-clock8adss_96m_fck@e00ti,gate-clockEadss2_alwon_fck@e00ti,gate-clockadummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock aKgpt1_mux_fck@c40ti,composite-mux-clock@ @aLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ awkup_32k_fckfixed-factor-clock@)aMgpio1_dbck@c00ti,gate-clockM asha12_ick@a10ti,omap3-interface-clockJ awdt2_fck@c00ti,wait-gate-clockM awdt2_ick@c10ti,omap3-interface-clockN awdt1_ick@c10ti,omap3-interface-clockN agpio1_ick@c10ti,omap3-interface-clockN aomap_32ksync_ick@c10ti,omap3-interface-clockN agpt12_ick@c10ti,omap3-interface-clockN agpt1_ick@c10ti,omap3-interface-clockN aper_96m_fckfixed-factor-clock))a per_48m_fckfixed-factor-clock0)aOuart3_fck@1000ti,wait-gate-clockO agpt2_gate_fck@1000ti,composite-gate-clockaPgpt2_mux_fck@1040ti,composite-mux-clock@@aQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockaRgpt3_mux_fck@1040ti,composite-mux-clock@@aSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockaTgpt4_mux_fck@1040ti,composite-mux-clock@@aUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockaVgpt5_mux_fck@1040ti,composite-mux-clock@@aWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockaXgpt6_mux_fck@1040ti,composite-mux-clock@@aYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockaZgpt7_mux_fck@1040ti,composite-mux-clock@@a[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock a\gpt8_mux_fck@1040ti,composite-mux-clock@@a]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock a^gpt9_mux_fck@1040ti,composite-mux-clock@@a_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@)a`gpio6_dbck@1000ti,gate-clock`agpio5_dbck@1000ti,gate-clock`agpio4_dbck@1000ti,gate-clock`agpio3_dbck@1000ti,gate-clock`agpio2_dbck@1000ti,gate-clock` awdt3_fck@1000ti,wait-gate-clock` aper_l4_ickfixed-factor-clock?)aagpio6_ick@1010ti,omap3-interface-clockaagpio5_ick@1010ti,omap3-interface-clockaagpio4_ick@1010ti,omap3-interface-clockaagpio3_ick@1010ti,omap3-interface-clockaagpio2_ick@1010ti,omap3-interface-clocka awdt3_ick@1010ti,omap3-interface-clocka auart3_ick@1010ti,omap3-interface-clocka auart4_ick@1010ti,omap3-interface-clockaagpt9_ick@1010ti,omap3-interface-clocka agpt8_ick@1010ti,omap3-interface-clocka agpt7_ick@1010ti,omap3-interface-clockaagpt6_ick@1010ti,omap3-interface-clockaagpt5_ick@1010ti,omap3-interface-clockaagpt4_ick@1010ti,omap3-interface-clockaagpt3_ick@1010ti,omap3-interface-clockaagpt2_ick@1010ti,omap3-interface-clockaamcbsp2_ick@1010ti,omap3-interface-clockaamcbsp3_ick@1010ti,omap3-interface-clockaamcbsp4_ick@1010ti,omap3-interface-clockaamcbsp2_gate_fck@1000ti,composite-gate-clocka mcbsp3_gate_fck@1000ti,composite-gate-clockamcbsp4_gate_fck@1000ti,composite-gate-clockaemu_src_mux_ck@1140 ti,mux-clockbcd@aeemu_src_ckti,clkdm-gate-clockeafpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@agtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockahgpt12_fckfixed-factor-clockh)wdt1_fckfixed-factor-clockh)security_l4_ick2fixed-factor-clock?)aiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockjdcam_ick@f10!ti,omap3-no-wait-interface-clock?acsi2_96m_fck@f00ti,gate-clockasecurity_l3_ickfixed-factor-clock>)akpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?)arsr1_fck@c00ti,wait-gate-clock asr2_fck@c00ti,wait-gate-clock asr_l4_ickfixed-factor-clock?)dpll2_fck@40ti,divider-clock&@aldpll2_ck@4ti,omap3-dpll-clockl$@4amdpll2_m2_ck@44ti,divider-clockmDaniva2_ck@0ti,wait-gate-clocknamodem_fck@a00ti,omap3-interface-clock asad2d_ick@a10ti,omap3-interface-clock> amad2d_ick@a18ti,omap3-interface-clock> amspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock aossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$apssi_ssr_fck_3430es2ti,composite-clockopaqssi_sst_fck_3430es2fixed-factor-clockq)ahsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI assi_ick_3430es2@a10ti,omap3-ssi-interface-clockr ausim_gate_fck@c00ti,composite-gate-clockE  a}sys_d2_ckfixed-factor-clock)atomap_96m_d2_fckfixed-factor-clockE)auomap_96m_d4_fckfixed-factor-clockE)avomap_96m_d8_fckfixed-factor-clockE)awomap_96m_d10_fckfixed-factor-clockE) axdpll5_m2_d4_ckfixed-factor-clocks)aydpll5_m2_d8_ckfixed-factor-clocks)azdpll5_m2_d16_ckfixed-factor-clocks)a{dpll5_m2_d20_ckfixed-factor-clocks)a|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @a~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  adpll5_ck@d04ti,omap3-dpll-clock  $ L 4adpll5_m2_ck@d50ti,divider-clock Passgx_gate_fck@b00ti,composite-gate-clock& acore_d3_ckfixed-factor-clock&)acore_d4_ckfixed-factor-clock&)acore_d6_ckfixed-factor-clock&)aomap_192m_alwon_fckfixed-factor-clock")acore_d2_ckfixed-factor-clock&)asgx_mux_fck@b40ti,composite-mux-clock * @asgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> acpefuse_fck@a08ti,gate-clock ats_fck@a08ti,gate-clock@ ausbtll_fck@a08ti,wait-gate-clocks ausbtll_ick@a18ti,omap3-interface-clockJ ammchs3_ick@a10ti,omap3-interface-clockJ ammchs3_fck@a00ti,wait-gate-clock adss1_alwon_fck_3430es2@e00ti,dss-gate-clockdadss_ick_3430es2@e10ti,omap3-dss-interface-clock?ausbhost_120m_fck@1400ti,gate-clocksausbhost_48m_fck@1400ti,dss-gate-clock0ausbhost_ick@1410ti,omap3-dss-interface-clock?auart4_fck@1000ti,wait-gate-clockOaclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH adma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmaagpio@48310000ti,omap3-gpioH1gpio1agpio@49050000ti,omap3-gpioIgpio2a gpio@49052000ti,omap3-gpioI gpio3agpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5gpio@49058000ti,omap3-gpioI"gpio6aserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lIdefaultWserial@49020000ti,omap3-uartIJn56txrxuart3lIdefaultWi2c@48070000 ti,omap3-i2cH8txrx+i2c1IdefaultW'@twl@48H  ti,twl4030IdefaultWaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci .< Hvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0aregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5aregulator-vusb1v8ti,twl4030-vusb1v8aregulator-vusb3v1ti,twl4030-vusb3v1aregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioYtwl4030-usbti,twl4030-usb esapwmti,twl4030-pwmpwmledti,twl4030-pwmleda pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcai2c@48072000 ti,omap3-i2cH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cH=txrx+i2c3IdefaultWeeprom@51 atmel,24c01Qlis33de@1dst,lis33dest,lis3lv02d 0B T f xxx &*&9 disabledmailbox@48094000ti,omap3-mailboxmailboxH @HTfdsp x spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxIdefaultWmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxIdefaultWmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispammu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrx+mcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetone+mcbsp2mcbsp2_sidetone!"txrxfckickokaya mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetone+mcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrx+mcbsp4txrxfck: disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrx+mcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1Ktimer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5Ztimer@4903a000ti,omap3430-timerI*timer6Ztimer@4903c000ti,omap3430-timerI+timer7Ztimer@4903e000ti,omap3430-timerI,timer8gZtimer@49040000ti,omap3430-timerI-timer9gtimer@48086000ti,omap3430-timerH`.timer10gtimer@48088000ti,omap3430-timerH/timer11gtimer@48304000ti,omap3430-timerH0@_timer12Ktusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+00+,anand@0,0ti,omap2-nandmicron,mt29c4g96maz  bch8 ),;,M\"o,(6@RR(+partition@0SPLpartition@80000U-Bootpartition@1c0000 Environment$partition@280000Kernel(partition@780000 Filesystemethernet@gpmcsmsc,lan9221smsc,lan9115 )*;$M\ o *,$<6$:Tk*  ethernet@4,0smsc,lan9221smsc,lan9115 )*;$M\ o *,$<6$:Tk*  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs    % -usb2-phy 72dss@48050000 ti,omap3-dssH disabled dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address = V g` wsO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+,IdefaultWpinmux_hsusb2_2_pins0iPRT V X Z apinmux_w3cbw003c_2_pinsi@aisp@480bc000 ti,omap3-ispH H  } ports+bandgap@48002524H%$ti,omap36xx-bandgap a target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8sysc  fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8sysc  fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal   N   memory@0{memorypwmleds pwm-ledsoveroovero:blue:COM  w5  mmc0soundti,omap-twl4030 2overo ; hsusb2_power_regregulator-fixed hsusb2_vbusLK@LK@ D Ip Za hsusb2_phyusb-nop-xceiv m y aregulator-w3cbw003c-npoweronregulator-fixedregulator-w3cbw003c-npoweron2Z2Z D  Zaregulator-w3cbw003c-wifi-nresetIdefaultWregulator-fixed regulator-w3cbw003c-wifi-nreset2Z2Z D I'alis33-3v3-regregulator-fixedlis33-3v3-reg2Z2Zalis33-1v8-regregulator-fixedlis33-1v8-regw@w@aregulator-vddvarioregulator-fixed vddvario aregulator-vdd33aregulator-fixedvdd33a a compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidlepolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on