8P( <Egumstix,omap3-overo-tobiduogumstix,omap3-overoti,omap3430ti,omap3 +"7OMAP35xx Gumstix Overo on TobiDuochosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/mmc@4809c000Q/ocp@68000000/mmc@480b4000V/ocp@68000000/mmc@480ad000[/ocp@68000000/serial@4806a000c/ocp@68000000/serial@4806c000k/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8scpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+$AdefaultOYpinmux_uart2_pins a<>@BYpinmux_i2c1_pinsaYpinmux_mmc1_pins0aYpinmux_mmc2_pins0a(*,.02Ypinmux_w3cbw003c_pinsalY pinmux_hsusb2_pins@a      Ypinmux_twl4030_pinsaAYpinmux_i2c3_pinsaYpinmux_uart3_pinsanpYscm_conf@270sysconsimple-busp0+ p0Ypbias_regulator@2b0ti,pbias-omap3ti,pbias-omapupbias_mmc_omap2430|pbias_mmc_omap2430w@-Yclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhYmcbsp5_fckti,composite-clockYmcbsp1_mux_fck@4ti,composite-mux-clockY mcbsp1_fckti,composite-clock Ymcbsp2_mux_fck@4ti,composite-mux-clock Y mcbsp2_fckti,composite-clock Ymcbsp3_mux_fck@68ti,composite-mux-clock hYmcbsp3_fckti,composite-clockYmcbsp4_mux_fck@68ti,composite-mux-clock hYmcbsp4_fckti,composite-clockYclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+$pinmux_twl4030_vpins aYaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYYosc_sys_ck@d40 ti,mux-clock @Ysys_ck@1270ti,divider-clockpYsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock!dpll3_m2x2_ckfixed-factor-clock!Ydpll4_x2_ckfixed-factor-clock!corex2_fckfixed-factor-clock!Ywkup_l4_ickfixed-factor-clock!YNcorex2_d3_fckfixed-factor-clock!Ycorex2_d5_fckfixed-factor-clock!Yclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockY@virt_12m_ck fixed-clockYvirt_13m_ck fixed-clock]@Yvirt_19200000_ck fixed-clock$Yvirt_26000000_ck fixed-clockYvirt_38_4m_ck fixed-clockIYdpll4_ck@d00ti,omap3-dpll-per-clock D 0Ydpll4_m2_ck@d48ti,divider-clock? HY dpll4_m2x2_mul_ckfixed-factor-clock !Y!dpll4_m2x2_ck@d00ti,gate-clock! +Y"omap_96m_alwon_fckfixed-factor-clock"!Y)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0Ydpll3_m3_ck@1140ti,divider-clock@Y#dpll3_m3x2_mul_ckfixed-factor-clock#!Y$dpll3_m3x2_ck@d00ti,gate-clock$  +Y%emu_core_alwon_ckfixed-factor-clock%!Ybsys_altclk fixed-clockY.mcbsp_clks fixed-clockYdpll3_m2_ck@d40ti,divider-clock @Ycore_ckfixed-factor-clock!Y&dpll1_fck@940ti,divider-clock& @Y'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4Ydpll1_x2_ckfixed-factor-clock!Y(dpll1_x2m2_ck@944ti,divider-clock( DY<cm_96m_fckfixed-factor-clock)!Y*omap_96m_fck@d40 ti,mux-clock* @YEdpll4_m3_ck@e40ti,divider-clock @Y+dpll4_m3x2_mul_ckfixed-factor-clock+!Y,dpll4_m3x2_ck@d00ti,gate-clock, +Y-omap_54m_fck@d40 ti,mux-clock-. @Y8cm_96m_d2_fckfixed-factor-clock*!Y/omap_48m_fck@d40 ti,mux-clock/. @Y0omap_12m_fckfixed-factor-clock0!YGdpll4_m4_ck@e40ti,divider-clock @Y1dpll4_m4x2_mul_ckti,fixed-factor-clock1AO\Y2dpll4_m4x2_ck@d00ti,gate-clock2 +\Ydpll4_m5_ck@f40ti,divider-clock?@Y3dpll4_m5x2_mul_ckti,fixed-factor-clock3AO\Y4dpll4_m5x2_ck@d00ti,gate-clock4 +\Yjdpll4_m6_ck@1140ti,divider-clock?@Y5dpll4_m6x2_mul_ckfixed-factor-clock5!Y6dpll4_m6x2_ck@d00ti,gate-clock6 +Y7emu_per_alwon_ckfixed-factor-clock7!Ycclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& pY9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 pY:clkout2_src_ckti,composite-clock9:Y;sys_clkout2@d70ti,divider-clock;@ pompu_ckfixed-factor-clock<!Y=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=!Ydl3_ick@a40ti,divider-clock& @Y>l4_ick@a40ti,divider-clock> @Y?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  YAgpt10_mux_fck@a40ti,composite-mux-clock@ @YBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  YCgpt11_mux_fck@a40ti,composite-mux-clock@ @YDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE!Ymmchs2_fck@a00ti,wait-gate-clock Ymmchs1_fck@a00ti,wait-gate-clock Yi2c3_fck@a00ti,wait-gate-clock Yi2c2_fck@a00ti,wait-gate-clock Yi2c1_fck@a00ti,wait-gate-clock Ymcbsp5_gate_fck@a00ti,composite-gate-clock  Ymcbsp1_gate_fck@a00ti,composite-gate-clock  Y core_48m_fckfixed-factor-clock0!YFmcspi4_fck@a00ti,wait-gate-clockF Ymcspi3_fck@a00ti,wait-gate-clockF Ymcspi2_fck@a00ti,wait-gate-clockF Ymcspi1_fck@a00ti,wait-gate-clockF Yuart2_fck@a00ti,wait-gate-clockF Yuart1_fck@a00ti,wait-gate-clockF  Ycore_12m_fckfixed-factor-clockG!YHhdq_fck@a00ti,wait-gate-clockH Ycore_l3_ickfixed-factor-clock>!YIsdrc_ick@a10ti,wait-gate-clockI Ygpmc_fckfixed-factor-clockI!core_l4_ickfixed-factor-clock?!YJmmchs2_ick@a10ti,omap3-interface-clockJ Ymmchs1_ick@a10ti,omap3-interface-clockJ Yhdq_ick@a10ti,omap3-interface-clockJ Ymcspi4_ick@a10ti,omap3-interface-clockJ Ymcspi3_ick@a10ti,omap3-interface-clockJ Ymcspi2_ick@a10ti,omap3-interface-clockJ Ymcspi1_ick@a10ti,omap3-interface-clockJ Yi2c3_ick@a10ti,omap3-interface-clockJ Yi2c2_ick@a10ti,omap3-interface-clockJ Yi2c1_ick@a10ti,omap3-interface-clockJ Yuart2_ick@a10ti,omap3-interface-clockJ Yuart1_ick@a10ti,omap3-interface-clockJ  Ygpt11_ick@a10ti,omap3-interface-clockJ  Ygpt10_ick@a10ti,omap3-interface-clockJ  Ymcbsp5_ick@a10ti,omap3-interface-clockJ  Ymcbsp1_ick@a10ti,omap3-interface-clockJ  Yomapctrl_ick@a10ti,omap3-interface-clockJ Ydss_tv_fck@e00ti,gate-clock8Ydss_96m_fck@e00ti,gate-clockEYdss2_alwon_fck@e00ti,gate-clockYdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock YKgpt1_mux_fck@c40ti,composite-mux-clock@ @YLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ Ywkup_32k_fckfixed-factor-clock@!YMgpio1_dbck@c00ti,gate-clockM Ysha12_ick@a10ti,omap3-interface-clockJ Ywdt2_fck@c00ti,wait-gate-clockM Ywdt2_ick@c10ti,omap3-interface-clockN Ywdt1_ick@c10ti,omap3-interface-clockN Ygpio1_ick@c10ti,omap3-interface-clockN Yomap_32ksync_ick@c10ti,omap3-interface-clockN Ygpt12_ick@c10ti,omap3-interface-clockN Ygpt1_ick@c10ti,omap3-interface-clockN Yper_96m_fckfixed-factor-clock)!Y per_48m_fckfixed-factor-clock0!YOuart3_fck@1000ti,wait-gate-clockO Ygpt2_gate_fck@1000ti,composite-gate-clockYPgpt2_mux_fck@1040ti,composite-mux-clock@@YQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockYRgpt3_mux_fck@1040ti,composite-mux-clock@@YSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockYTgpt4_mux_fck@1040ti,composite-mux-clock@@YUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockYVgpt5_mux_fck@1040ti,composite-mux-clock@@YWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockYXgpt6_mux_fck@1040ti,composite-mux-clock@@YYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockYZgpt7_mux_fck@1040ti,composite-mux-clock@@Y[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock Y\gpt8_mux_fck@1040ti,composite-mux-clock@@Y]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock Y^gpt9_mux_fck@1040ti,composite-mux-clock@@Y_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@!Y`gpio6_dbck@1000ti,gate-clock`Ygpio5_dbck@1000ti,gate-clock`Ygpio4_dbck@1000ti,gate-clock`Ygpio3_dbck@1000ti,gate-clock`Ygpio2_dbck@1000ti,gate-clock` Ywdt3_fck@1000ti,wait-gate-clock` Yper_l4_ickfixed-factor-clock?!Yagpio6_ick@1010ti,omap3-interface-clockaYgpio5_ick@1010ti,omap3-interface-clockaYgpio4_ick@1010ti,omap3-interface-clockaYgpio3_ick@1010ti,omap3-interface-clockaYgpio2_ick@1010ti,omap3-interface-clocka Ywdt3_ick@1010ti,omap3-interface-clocka Yuart3_ick@1010ti,omap3-interface-clocka Yuart4_ick@1010ti,omap3-interface-clockaYgpt9_ick@1010ti,omap3-interface-clocka Ygpt8_ick@1010ti,omap3-interface-clocka Ygpt7_ick@1010ti,omap3-interface-clockaYgpt6_ick@1010ti,omap3-interface-clockaYgpt5_ick@1010ti,omap3-interface-clockaYgpt4_ick@1010ti,omap3-interface-clockaYgpt3_ick@1010ti,omap3-interface-clockaYgpt2_ick@1010ti,omap3-interface-clockaYmcbsp2_ick@1010ti,omap3-interface-clockaYmcbsp3_ick@1010ti,omap3-interface-clockaYmcbsp4_ick@1010ti,omap3-interface-clockaYmcbsp2_gate_fck@1000ti,composite-gate-clockY mcbsp3_gate_fck@1000ti,composite-gate-clockYmcbsp4_gate_fck@1000ti,composite-gate-clockYemu_src_mux_ck@1140 ti,mux-clockbcd@Yeemu_src_ckti,clkdm-gate-clockeYfpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@Ygtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockYhgpt12_fckfixed-factor-clockh!wdt1_fckfixed-factor-clockh!security_l4_ick2fixed-factor-clock?!Yiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockj\cam_ick@f10!ti,omap3-no-wait-interface-clock?Ycsi2_96m_fck@f00ti,gate-clockYsecurity_l3_ickfixed-factor-clock>!Ykpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?!Yrsr1_fck@c00ti,wait-gate-clock Ysr2_fck@c00ti,wait-gate-clock Ysr_l4_ickfixed-factor-clock?!dpll2_fck@40ti,divider-clock&@Yldpll2_ck@4ti,omap3-dpll-clockl$@4Ymdpll2_m2_ck@44ti,divider-clockmDYniva2_ck@0ti,wait-gate-clocknYmodem_fck@a00ti,omap3-interface-clock Ysad2d_ick@a10ti,omap3-interface-clock> Ymad2d_ick@a18ti,omap3-interface-clock> Ymspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock Yossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$Ypssi_ssr_fck_3430es2ti,composite-clockopYqssi_sst_fck_3430es2fixed-factor-clockq!Yhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI Yssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr Yusim_gate_fck@c00ti,composite-gate-clockE  Y}sys_d2_ckfixed-factor-clock!Ytomap_96m_d2_fckfixed-factor-clockE!Yuomap_96m_d4_fckfixed-factor-clockE!Yvomap_96m_d8_fckfixed-factor-clockE!Ywomap_96m_d10_fckfixed-factor-clockE! Yxdpll5_m2_d4_ckfixed-factor-clocks!Yydpll5_m2_d8_ckfixed-factor-clocks!Yzdpll5_m2_d16_ckfixed-factor-clocks!Y{dpll5_m2_d20_ckfixed-factor-clocks!Y|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @Y~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  Ydpll5_ck@d04ti,omap3-dpll-clock  $ L 4Ydpll5_m2_ck@d50ti,divider-clock PYssgx_gate_fck@b00ti,composite-gate-clock& Ycore_d3_ckfixed-factor-clock&!Ycore_d4_ckfixed-factor-clock&!Ycore_d6_ckfixed-factor-clock&!Yomap_192m_alwon_fckfixed-factor-clock"!Ycore_d2_ckfixed-factor-clock&!Ysgx_mux_fck@b40ti,composite-mux-clock * @Ysgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock> Ycpefuse_fck@a08ti,gate-clock Yts_fck@a08ti,gate-clock@ Yusbtll_fck@a08ti,wait-gate-clocks Yusbtll_ick@a18ti,omap3-interface-clockJ Ymmchs3_ick@a10ti,omap3-interface-clockJ Ymmchs3_fck@a00ti,wait-gate-clock Ydss1_alwon_fck_3430es2@e00ti,dss-gate-clock\Ydss_ick_3430es2@e10ti,omap3-dss-interface-clock?Yusbhost_120m_fck@1400ti,gate-clocksYusbhost_48m_fck@1400ti,dss-gate-clock0Yusbhost_ick@1410ti,omap3-dss-interface-clock?Yclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH Ydma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmaYgpio@48310000ti,omap3-gpioH1gpio1Ygpio@49050000ti,omap3-gpioIgpio2Y gpio@49052000ti,omap3-gpioI gpio3Ygpio@49054000ti,omap3-gpioI@ gpio4gpio@49056000ti,omap3-gpioI`!gpio5gpio@49058000ti,omap3-gpioI"gpio6Yserial@4806a000ti,omap3-uartH H12txrxuart1lserial@4806c000ti,omap3-uartHI34txrxuart2lAdefaultOserial@49020000ti,omap3-uartIJn56txrxuart3lAdefaultOi2c@48070000 ti,omap3-i2cH8txrx+i2c1AdefaultO'@twl@48H  ti,twl4030AdefaultOaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci &4 @vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Yregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5Yregulator-vusb1v8ti,twl4030-vusb1v8Yregulator-vusb3v1ti,twl4030-vusb3v1Yregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpioQtwl4030-usbti,twl4030-usb ]kyYpwmti,twl4030-pwmpwmledti,twl4030-pwmledY pwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcYi2c@48072000 ti,omap3-i2cH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cH=txrx+i2c3AdefaultOeeprom@51 atmel,24c01Qlis33de@1dst,lis33dest,lis3lv02d(: L ^ p~xx&"&1 disabledmailbox@48094000ti,omap3-mailboxmailboxH @@L^dsp p {spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxAdefaultOmmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxAdefaultOmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispYmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@ mpu ;< commontxrx#mcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I  mpusidetone>?commontxrxsidetone#mcbsp2mcbsp2_sidetone!"txrxfckickokayY mcbsp@49024000ti,omap3-mcbspI@I  mpusidetoneYZcommontxrxsidetone#mcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI` mpu 67 commontxrx#mcbsp4txrxfck2 disabledmcbsp@48096000ti,omap3-mcbspH ` mpu QR commontxrx#mcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1Ctimer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5Rtimer@4903a000ti,omap3430-timerI*timer6Rtimer@4903c000ti,omap3430-timerI+timer7Rtimer@4903e000ti,omap3430-timerI,timer8_Rtimer@49040000ti,omap3430-timerI-timer9_timer@48086000ti,omap3430-timerH`.timer10_timer@48088000ti,omap3430-timerH/timer11_timer@48304000ti,omap3430-timerH0@_timer12Clusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ |ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+00+,Ynand@0,0ti,omap2-nandmicron,mt29c4g96maz  bch8!,3,ET"g,z(6@RR(+partition@0SPLpartition@80000U-Bootpartition@1c0000 Environment$partition@280000Kernel(partition@780000 Filesystemethernet@gpmcsmsc,lan9221smsc,lan9115!*3$ET g *$z$<6$2Lc*}  ethernet@4,0smsc,lan9221smsc,lan9115!*3$ET g *$z$<6$2Lc*}  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs     %usb2-phy /2dss@48050000 ti,omap3-dssH disabled dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H  protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfckssi-controller@48058000 ti,omap3-ssissiokHH sysgddGgdd_mpu+ q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHH txrxCDssi-port@4805b000ti,omap3-ssi-portHH txrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+$AdefaultOpinmux_hsusb2_2_pins0a   " Ypinmux_w3cbw003c_2_pinsaYisp@480bc000 ti,omap3-ispH H | 5ul <ports+bandgap@48002524H%$ti,omap34xx-bandgap HYtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $ sysc ^fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $ sysc ^fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal k  N  memory@0smemorypwmleds pwm-ledsoveroovero:blue:COM  w5  mmc0soundti,omap-twl4030 overo  hsusb2_power_regregulator-fixed |hsusb2_vbusLK@LK@  p Y hsusb2_phyusb-nop-xceiv   Yregulator-w3cbw003c-npoweronregulator-fixed|regulator-w3cbw003c-npoweron2Z2Z   Yregulator-w3cbw003c-wifi-nresetAdefaultO regulator-fixed |regulator-w3cbw003c-wifi-nreset2Z2Z  'Ylis33-3v3-regregulator-fixed|lis33-3v3-reg2Z2ZYlis33-1v8-regregulator-fixed|lis33-1v8-regw@w@Yregulator-vddvarioregulator-fixed |vddvario (Yregulator-vdd33aregulator-fixed|vdd33a (Y compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2mmc0mmc1mmc2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsti,sysc-maskpolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspgpiostartup-delay-usenable-active-highreset-gpiosvcc-supplyregulator-always-on