Đ ūíbö8](Ū\ā)Qualcomm Technologies, Inc. MSM 8996 MTP&2qcom,msm8996-mtpchosen=serial0memoryImemoryUreserved-memory&Ymba@91500000U‘P `slpi@90b00000U° `venus@90400000U@p`adsp@8ea00000UŽ  `g<mpss@88800000Uˆ€ `smem-mem@86000000U† `g memory@85800000U…€€`memory@86200000U† ``rmtfs@867000002qcom,rmtfs-memo t `cpus&cpu@0Icpu 2qcom,kryoUšpsci¨gl2-cache2cachešgcpu@1Icpu 2qcom,kryoUšpsci¨gcpu@100Icpu 2qcom,kryoUšpsci¨gl2-cache2cachešgcpu@101Icpu 2qcom,kryoUšpsci¨gcpu-mapcluster0core0Åcore1Åcluster1core0Åcore1Åthermal-zonescpu-thermal0Éúßčítripstrip0ũ$ø ĐPpassivetrip1ũ­° Đ Pcriticalcpu-thermal1Éúßčítripstrip0ũ$ø ĐPpassivetrip1ũ­° Đ Pcriticalcpu-thermal2Éúßčítripstrip0ũ$ø ĐPpassivetrip1ũ­° Đ Pcriticalcpu-thermal3Éúßčí tripstrip0ũ$ø ĐPpassivetrip1ũ­° Đ Pcriticaltimer2arm,armv8-timer0   clocksxo_board 2fixed-clock,$ø mailbox@98200002qcom,msm8996-apcs-hmss-globalU ‚,gclock-controller@3000002qcom,gcc-msm89968EU0 gclock-controller@64000002qcom,apcc-msm8996U@ serial@7570000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmUW lYtm `coreiface ldisabledspi@75750002qcom,spi-qup-v2.2.1UWP _Yom `coreifacesdefaultsleep‹& ldisabledi2c@75b50002qcom,i2c-qup-v2.2.1U[P eY„ `ifacecoresdefaultsleep‹& ldisabledserial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ rYˆ `coreifacelokayi2c@75b60002qcom,i2c-qup-v2.2.1U[` fY‡ `ifacecoresdefaultsleep‹& ldisabledserial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ sY‹ `coreiface ldisabledi2c@75770002qcom,i2c-qup-v2.2.1UWp aYmv `ifacecoresdefaultsleep‹& ldisabledspi@75ba0002qcom,spi-qup-v2.2.1U[  jY’ `coreifacesdefaultsleep‹& ldisabledsdhci@74a4900 ldisabled2qcom,sdhci-msm-v4UJIJ@•hc_memcore_mem}ŨŸhc_irqpwr_irq`ifacecorexoYhg¯pinctrl@10100002qcom,msm8996-pinctrlU0 ĐšÉëÚblsp1_spi0_defaultgpinmux Õblsp_spi1Ūgpio0gpio1gpio3pinmux_csÕgpioŪgpio2pinconfŪgpio0gpio1gpio3ã ōpinconf_csŪgpio2ãō˙blsp1_spi0_sleepgpinmuxÕgpioŪgpio0gpio1gpio2gpio3pinconfŪgpio0gpio1gpio2gpio3ã blsp1_i2c2_defaultgpinmux Õblsp_i2c3Ūgpio47gpio48pinconfŪgpio47gpio48ãōblsp1_i2c2_sleepgpinmuxÕgpioŪgpio47gpio48pinconfŪgpio47gpio48ãōblsp2_i2c0gpinmux Õblsp_i2c7Ūgpio55gpio56pinconfŪgpio55gpio56ãōblsp2_i2c0_sleepgpinmuxÕgpioŪgpio55gpio56pinconfŪgpio55gpio56ãōblsp2_uart1_2pinspinmux Õblsp_uart8 Ūgpio4gpio5pinconf Ūgpio4gpio5ãōblsp2_uart1_2pins_sleeppinmuxÕgpio Ūgpio4gpio5pinconf Ūgpio4gpio5ãōblsp2_uart1_4pinspinmux Õblsp_uart8Ūgpio4gpio5gpio6gpio7pinconfŪgpio4gpio5gpio6gpio7ãōblsp2_uart1_4pins_sleeppinmuxÕgpioŪgpio4gpio5gpio6gpio7pinconfŪgpio4gpiio5gpio6gpio7ãōblsp2_i2c1gpinmux Õblsp_i2c8 Ūgpio6gpio7pinconf Ūgpio6gpio7ãōblsp2_i2c1_sleepgpinmuxÕgpio Ūgpio6gpio7pinconf Ūgpio6gpio7ãōblsp2_uart2_2pinspinmux Õblsp_uart9Ūgpio49gpio50pinconfŪgpio49gpio50ãōblsp2_uart2_2pins_sleeppinmuxÕgpioŪgpio49gpio50pinconfŪgpio49gpio50ãōblsp2_uart2_4pinspinmux Õblsp_uart9Ūgpio49gpio50gpio51gpio52pinconfŪgpio49gpio50gpio51gpio52ãōblsp2_uart2_4pins_sleeppinmuxÕgpioŪgpio49gpio50gpio51gpio52pinconfŪgpio49gpio50gpio51gpio52ãōblsp2_spi5_defaultgpinmux Õblsp_spi12Ūgpio85gpio86gpio88pinmux_csÕgpioŪgpio87pinconfŪgpio85gpio86gpio88ã ōpinconf_csŪgpio87ãō˙blsp2_spi5_sleepgpinmuxÕgpioŪgpio85gpio86gpio87gpio88pinconfŪgpio85gpio86gpio87gpio88ã sdc2_clk_onconfig Ūsdc2_clkōãsdc2_clk_offconfig Ūsdc2_clkōãsdc2_cmd_onconfig Ūsdc2_cmdã sdc2_cmd_offconfig Ūsdc2_cmdãsdc2_data_onconfig Ūsdc2_dataã sdc2_data_offconfig Ūsdc2_dataãpcie0_clkreq_defaultg*muxŪgpio36Õpci_e0configŪgpio36ãpcie0_perst_defaultg+muxŪgpio35ÕgpioconfigŪgpio35ã pcie0_wake_defaultg,muxŪgpio37ÕgpioconfigŪgpio37ãpcie0_clkreq_sleepg-muxŪgpio36ÕgpioconfigŪgpio36ãōpcie0_wake_sleepg.muxŪgpio37ÕgpioconfigŪgpio37ãōpcie1_clkreq_defaultg0muxŪgpio131Õpci_e1configŪgpio131ãpcie1_perst_defaultg1muxŪgpio130ÕgpioconfigŪgpio130ã pcie1_wake_defaultg2muxŪgpio132ÕgpioconfigŪgpio132ã pcie1_clkreq_sleepg3muxŪgpio131ÕgpioconfigŪgpio131ãōpcie1_wake_sleepg4muxŪgpio132ÕgpioconfigŪgpio132ãōpcie2_clkreq_defaultg6muxŪgpio115Õpci_e2configŪgpio115ãpcie2_perst_defaultg7muxŪgpio114ÕgpioconfigŪgpio114ã pcie2_wake_defaultg8muxŪgpio116ÕgpioconfigŪgpio116ã pcie2_clkreq_sleepg9muxŪgpio115ÕgpioconfigŪgpio115ãōpcie2_wake_sleepg:muxŪgpio116ÕgpioconfigŪgpio116ãōtimer@9840000&Y2arm,armv7-timer-memU „,$øframe@9850000'U … †frame@9870000'  U ‡ ldisabledframe@9880000' !U ˆ ldisabledframe@9890000' "U ‰ ldisabledframe@98a0000' #U Š ldisabledframe@98b0000' $U ‹ ldisabledframe@98c0000' %U Œ ldisabledqcom,spmi@400f0002qcom,spmi-pmic-arb(Uđ@€Ā€€  !•corechnlsobsrvrintrcnfg Ÿperiph_irq F4<&ëÚphy@6270002qcom,msm8996-ufs-phy-qmp-14nmUbp ¨•phy_memITdtGĖŠ$ā ´dÎ`ref_clk_srcref_clkYJ× ldisabledgufshc@624000 2qcom,ufshcUb@%  åęufsphyô ˙ ! 'Ā)ŨĐ;ŨĐN’`core_clk_srccore_clkbus_clkbus_aggr_clkiface_clkcore_clk_unipro_srccore_clk_uniprocore_clk_iceref_clktx_lane0_sync_clkrx_lane0_sync_clkXYIÁRŅÂJČÉJÅÆX\õá ëÂđŅ€áŖj ldisabledufs_variant2qcom,ufs_variantclock-controller@8c00002qcom,mmcc-msm89968EUŒ(~"""" " Ž%1|0Gž€:i98p1,€@g"qfprom@74000 2qcom,qfpromU@˙&hstx_trim@24eUNŖg$hstx_trim@24fUOŖg%phy@340002qcom,msm8996-qmp-pcie-phyU@ˆ&YYĀŋØ`auxcfg_ahbrefTd¨Uef¯phycommoncfg ldisabledlane@35000UP0RTÜIx†adsp-smp2p 2qcom,smp2p–ģ­ ž o>  †master-kernel¯master-kernelŋg=slave-kernel ¯slave-kernelëÚg;modem-smp2p 2qcom,smp2p–ŗŦ à o> †master-kernel¯master-kernelŋslave-kernel ¯slave-kernelëÚsmp2p-slpi 2qcom,smp2p–Ꭰ˛ o> †slave-kernel ¯slave-kernelëÚmaster-kernel¯master-kernelŋaliasesÖ/soc/serial@75b0000 modelinterrupt-parent#address-cells#size-cellscompatiblestdout-pathdevice_typeregrangesno-mapphandlesizealloc-rangesqcom,client-idqcom,vmidenable-methodnext-level-cachecache-levelcpupolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisinterrupts#clock-cellsclock-frequencyclock-output-namesqcom,dload-modesyscon#hwlock-cellsmemory-regionhwlocksqcom,rpm-msg-rammboxesqcom,glink-channels#qcom,sensors#thermal-sensor-cells#interrupt-cellsinterrupt-controller#redistributor-regionsredistributor-stride#mbox-cells#reset-cells#power-domain-cellsclocksclock-namesstatuspinctrl-namespinctrl-0pinctrl-1reg-namesinterrupt-namesbus-widthgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disableoutput-highbias-pull-downbias-pull-upframe-numberqcom,eeqcom,channel#phy-cellsvdda-phy-supplyvdda-pll-supplyvdda-phy-max-microampvdda-pll-max-microampvddp-ref-clk-supplyvddp-ref-clk-max-microampvddp-ref-clk-always-onphysphy-namesvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microamppower-domainsfreq-table-hzlanes-per-directionassigned-clocksassigned-clock-ratesbitsresetsreset-namesvdda-phy-dpdm-supplynvmem-cellsbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvdda-supplylinux,pci-domaininterrupts-extendedqcom,smem-statesqcom,smem-state-nameslabelqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsserial0