Š žķH~HCø(ĘCpAries/DENX MCV EVK/!denx,mcvevkaltr,socfpga-cyclone5altr,socfpgaaliases,/soc/serial0@ffc020004/soc/serial1@ffc03000J‡äÓ µ¤gpio@ff709000!snps,dw-apb-gpio‡’p'(::Jokaygpio-controller@0!snps,dw-apb-gpio-port.>J‡äÓ µ„œ*gpio@ff70a000!snps,dw-apb-gpio‡’p '(:;Jokaygpio-controller@0!snps,dw-apb-gpio-port.>J‡äÓ µ¦i2c@ffc04000!snps,designware-i2c‡’Ą@:,') µžJokay^† stmpe811@41 !st,stmpe811‡AX[ b*stmpe_touchscreen !st,stmpe-tskz…œØ»ĒÕi2c@ffc05000!snps,designware-i2c‡’ĄP:-') µŸ Jdisabledi2c@ffc06000!snps,designware-i2c‡’Ą`:.') µ  Jdisabledi2c@ffc07000!snps,designware-i2c‡’Ąp:/') µ” Jdisabledeccmgr!altr,socfpga-ecc-managerłl2-ecc@ffd08140!altr,socfpga-l2-ecc‡’Š@µ$%ocram-ecc@ffd08144!altr,socfpga-ocram-ecc‡’ŠDą+µ²³l2-cache@fffef000!arm,pl310-cache‡’žš µ&åó ’  .=Qe~—©œl3regs@0xff800000!altr,l3regssyscon‡’€dwmmc0@ff704000!altr,socfpga-dw-mshc‡’p@ µ‹ '(,.biuciu:6Jokay½ĒŃćnand@ff900000!altr,socfpga-denali-nand‡’’øōnand_datadenali_reg µ '-..nandnand_xecc:$ Jdisabledsram@ffff0000 !mmio-sram‡’’œ+spi@ff705000!cdns,qspi-nor‡’pP’  µ—ž€'/:% Jdisabledrstmgr@ffd050003 !altr,rst-mgr‡’ŠP@œsnoop-control-unit@fffec000!arm,cortex-a9-scu‡’žĄsdr@ffc25000!altr,sdr-ctlsyscon‡’ĀP:=œ0sdramedac!altr,sdram-edacS0 µ'spi@fff00000!snps,dw-apb-ssi‡’š µšc'1:2 Jdisabledspi@fff01000!snps,dw-apb-ssi‡’š µ›c'1:3 Jdisabledsysmgr@ffd08000!altr,sys-mgrsyscon‡’Š€@j’Š€Äœ%timer@fffec600!arm,cortex-a9-twd-timer‡’žĘ µ '2timer0@ffc08000!snps,dw-apb-timer µ§‡’Ą€').timer:*Ętimertimer1@ffc09000!snps,dw-apb-timer µØ‡’Ą').timer:+Ętimertimer2@ffd00000!snps,dw-apb-timer µ©‡’Š' .timer:(Ętimertimer3@ffd01000!snps,dw-apb-timer µŖ‡’Š' .timer:)Ętimerserial0@ffc02000!snps,dw-apb-uart‡’Ą  µ¢z„')‘33–txrx:0Jokayserial1@ffc03000!snps,dw-apb-uart‡’Ą0 µ£z„')‘33–txrx:1usbphy !usb-nop-xceivJokayœ5usb@ffb00000 !snps,dwc2‡’°’’ µ}'4.otg:"Ędwc2«5 °usb2-phy Jdisabledusb@ffb40000 !snps,dwc2‡’“’’ µ€'4.otg:#Ędwc2«5 °usb2-phyJokaywatchdog@ffd02000 !snps,dw-wdt‡’Š  µ«' :&Jokaywatchdog@ffd03000 !snps,dw-wdt‡’Š0 µ¬' :' Jdisabledmemory@0{memory‡@chosenŗserial0:115200n8 #address-cells#size-cellsmodelcompatibleserial0serial1timer0timer1timer2timer3ethernet0stmpe-i2c0enable-methoddevice_typeregnext-level-cachephandleinterrupt-parentinterruptsinterrupt-affinity#interrupt-cellsinterrupt-controllerranges#dma-cells#dma-channels#dma-requestsclocksclock-namesresetsfpga-mgrstatus#clock-cellsclock-frequencydiv-regfixed-dividerclk-gateclk-phasealtr,sysmgr-sysconinterrupt-namesmac-addressreset-namessnps,multicast-filter-binssnps,perfect-filter-entriestx-fifo-depthrx-fifo-depthphy-modegpio-controller#gpio-cellssnps,nr-gpiosidblocksirq-gpiots,sample-timets,mod-12bts,ref-selts,adc-freqts,ave-ctrlts,touch-det-delayts,settlingts,fraction-zts,i-driveiramcache-unifiedcache-levelarm,tag-latencyarm,data-latencyprefetch-dataprefetch-instrarm,shared-overridearm,double-linefillarm,double-linefill-incrarm,double-linefill-wraparm,prefetch-droparm,prefetch-offsetbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeedreg-namescdns,fifo-depthcdns,fifo-widthcdns,trigger-address#reset-cellsaltr,modrst-offsetaltr,sdr-sysconnum-cscpu1-start-addrreg-shiftreg-io-widthdmasdma-names#phy-cellsphysphy-namesstdout-path