8L( 3logicpd,dm3730-torpedo-devkitti,omap3630ti,omap3 +77LogicPD Zoom DM3730 Torpedo + Wireless Development Kitchosen=/ocp@68000000/serial@4806a000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/serial@4806a000`/ocp@68000000/serial@4806c000h/ocp@68000000/serial@49020000p/ocp@68000000/serial@49042000 x/displaycpus+cpu@0arm,cortex-a8cpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+  >[pinmux_mcbsp2_pins c pinmux_uart2_pins(cDFHJh[pinmux_mcspi1_pins c[pinmux_hsusb_otg_pins`crtvxz|~[pinmux_i2c1_pinsc[pinmux_i2c2_pinsc[pinmux_i2c3_pinsc[pinmux_twl4030_pinscA[pinmux_gpio_key_pinsc[pinmux_pwm_pinsc[pinmux_led_pinsc[pinmux_mmc1_pins0c[pinmux_tsc2004_pinscV[pinmux_backlight_pinscX["pinmux_isp_pins`c[pinmux_panel_pwr_pinscZ[pinmux_dss_dpi_pins1c      [ pinmux_mm3_pins0c468:T^[scm_conf@270sysconsimple-busp0+ p0[pbias_regulator@2b0ti,pbias-omap3ti,pbias-omapwpbias_mmc_omap2430~pbias_mmc_omap2430w@-[clocks+mcbsp5_mux_fck@68ti,composite-mux-clockh[mcbsp5_fckti,composite-clock[mcbsp1_mux_fck@4ti,composite-mux-clock[ mcbsp1_fckti,composite-clock [mcbsp2_mux_fck@4ti,composite-mux-clock [ mcbsp2_fckti,composite-clock [mcbsp3_mux_fck@68ti,composite-mux-clock h[mcbsp3_fckti,composite-clock[mcbsp4_mux_fck@68ti,composite-mux-clock h[mcbsp4_fckti,composite-clock[clockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+  >pinmux_twl4030_vpins c[pinmux_gpio_key_pins_wkupc [pinmux_lan9221_pinscZ[pinmux_mmc1_cdcT[aes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockY[osc_sys_ck@d40 ti,mux-clock @[sys_ck@1270ti,divider-clockp[sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock#dpll3_m2x2_ckfixed-factor-clock#[dpll4_x2_ckfixed-factor-clock#corex2_fckfixed-factor-clock#[wkup_l4_ickfixed-factor-clock#[Ncorex2_d3_fckfixed-factor-clock#[corex2_d5_fckfixed-factor-clock#[clockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clock[@virt_12m_ck fixed-clock[virt_13m_ck fixed-clock]@[virt_19200000_ck fixed-clock$[virt_26000000_ck fixed-clock[virt_38_4m_ck fixed-clockI[dpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0[dpll4_m2_ck@d48ti,divider-clock? H[ dpll4_m2x2_mul_ckfixed-factor-clock #[!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! -["omap_96m_alwon_fckfixed-factor-clock"#[)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0[dpll3_m3_ck@1140ti,divider-clock@[#dpll3_m3x2_mul_ckfixed-factor-clock##[$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  -[%emu_core_alwon_ckfixed-factor-clock%#[bsys_altclk fixed-clock[.mcbsp_clks fixed-clock[dpll3_m2_ck@d40ti,divider-clock @[core_ckfixed-factor-clock#[&dpll1_fck@940ti,divider-clock& @['dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4[dpll1_x2_ckfixed-factor-clock#[(dpll1_x2m2_ck@944ti,divider-clock( D[<cm_96m_fckfixed-factor-clock)#[*omap_96m_fck@d40 ti,mux-clock* @[Edpll4_m3_ck@e40ti,divider-clock @[+dpll4_m3x2_mul_ckfixed-factor-clock+#[,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, -[-omap_54m_fck@d40 ti,mux-clock-. @[8cm_96m_d2_fckfixed-factor-clock*#[/omap_48m_fck@d40 ti,mux-clock/. @[0omap_12m_fckfixed-factor-clock0#[Gdpll4_m4_ck@e40ti,divider-clock @[1dpll4_m4x2_mul_ckti,fixed-factor-clock1CQ^[2dpll4_m4x2_ck@d00ti,gate-clock2 -^[dpll4_m5_ck@f40ti,divider-clock?@[3dpll4_m5x2_mul_ckti,fixed-factor-clock3CQ^[4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 -^[jdpll4_m6_ck@1140ti,divider-clock?@[5dpll4_m6x2_mul_ckfixed-factor-clock5#[6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 -[7emu_per_alwon_ckfixed-factor-clock7#[cclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& p[9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 p[:clkout2_src_ckti,composite-clock9:[;sys_clkout2@d70ti,divider-clock;@ pqmpu_ckfixed-factor-clock<#[=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=#[dl3_ick@a40ti,divider-clock& @[>l4_ick@a40ti,divider-clock> @[?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  [Agpt10_mux_fck@a40ti,composite-mux-clock@ @[Bgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  [Cgpt11_mux_fck@a40ti,composite-mux-clock@ @[Dgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE#[mmchs2_fck@a00ti,wait-gate-clock [mmchs1_fck@a00ti,wait-gate-clock [i2c3_fck@a00ti,wait-gate-clock [i2c2_fck@a00ti,wait-gate-clock [i2c1_fck@a00ti,wait-gate-clock [mcbsp5_gate_fck@a00ti,composite-gate-clock  [mcbsp1_gate_fck@a00ti,composite-gate-clock  [ core_48m_fckfixed-factor-clock0#[Fmcspi4_fck@a00ti,wait-gate-clockF [mcspi3_fck@a00ti,wait-gate-clockF [mcspi2_fck@a00ti,wait-gate-clockF [mcspi1_fck@a00ti,wait-gate-clockF [uart2_fck@a00ti,wait-gate-clockF [uart1_fck@a00ti,wait-gate-clockF  [core_12m_fckfixed-factor-clockG#[Hhdq_fck@a00ti,wait-gate-clockH [core_l3_ickfixed-factor-clock>#[Isdrc_ick@a10ti,wait-gate-clockI [gpmc_fckfixed-factor-clockI#core_l4_ickfixed-factor-clock?#[Jmmchs2_ick@a10ti,omap3-interface-clockJ [mmchs1_ick@a10ti,omap3-interface-clockJ [hdq_ick@a10ti,omap3-interface-clockJ [mcspi4_ick@a10ti,omap3-interface-clockJ [mcspi3_ick@a10ti,omap3-interface-clockJ [mcspi2_ick@a10ti,omap3-interface-clockJ [mcspi1_ick@a10ti,omap3-interface-clockJ [i2c3_ick@a10ti,omap3-interface-clockJ [i2c2_ick@a10ti,omap3-interface-clockJ [i2c1_ick@a10ti,omap3-interface-clockJ [uart2_ick@a10ti,omap3-interface-clockJ [uart1_ick@a10ti,omap3-interface-clockJ  [gpt11_ick@a10ti,omap3-interface-clockJ  [gpt10_ick@a10ti,omap3-interface-clockJ  [mcbsp5_ick@a10ti,omap3-interface-clockJ  [mcbsp1_ick@a10ti,omap3-interface-clockJ  [omapctrl_ick@a10ti,omap3-interface-clockJ [dss_tv_fck@e00ti,gate-clock8[dss_96m_fck@e00ti,gate-clockE[dss2_alwon_fck@e00ti,gate-clock[dummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock [Kgpt1_mux_fck@c40ti,composite-mux-clock@ @[Lgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ [wkup_32k_fckfixed-factor-clock@#[Mgpio1_dbck@c00ti,gate-clockM [sha12_ick@a10ti,omap3-interface-clockJ [wdt2_fck@c00ti,wait-gate-clockM [wdt2_ick@c10ti,omap3-interface-clockN [wdt1_ick@c10ti,omap3-interface-clockN [gpio1_ick@c10ti,omap3-interface-clockN [omap_32ksync_ick@c10ti,omap3-interface-clockN [gpt12_ick@c10ti,omap3-interface-clockN [gpt1_ick@c10ti,omap3-interface-clockN [per_96m_fckfixed-factor-clock)#[ per_48m_fckfixed-factor-clock0#[Ouart3_fck@1000ti,wait-gate-clockO [gpt2_gate_fck@1000ti,composite-gate-clock[Pgpt2_mux_fck@1040ti,composite-mux-clock@@[Qgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clock[Rgpt3_mux_fck@1040ti,composite-mux-clock@@[Sgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clock[Tgpt4_mux_fck@1040ti,composite-mux-clock@@[Ugpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clock[Vgpt5_mux_fck@1040ti,composite-mux-clock@@[Wgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clock[Xgpt6_mux_fck@1040ti,composite-mux-clock@@[Ygpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clock[Zgpt7_mux_fck@1040ti,composite-mux-clock@@[[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock [\gpt8_mux_fck@1040ti,composite-mux-clock@@[]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock [^gpt9_mux_fck@1040ti,composite-mux-clock@@[_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@#[`gpio6_dbck@1000ti,gate-clock`[gpio5_dbck@1000ti,gate-clock`[gpio4_dbck@1000ti,gate-clock`[gpio3_dbck@1000ti,gate-clock`[gpio2_dbck@1000ti,gate-clock` [wdt3_fck@1000ti,wait-gate-clock` [per_l4_ickfixed-factor-clock?#[agpio6_ick@1010ti,omap3-interface-clocka[gpio5_ick@1010ti,omap3-interface-clocka[gpio4_ick@1010ti,omap3-interface-clocka[gpio3_ick@1010ti,omap3-interface-clocka[gpio2_ick@1010ti,omap3-interface-clocka [wdt3_ick@1010ti,omap3-interface-clocka [uart3_ick@1010ti,omap3-interface-clocka [uart4_ick@1010ti,omap3-interface-clocka[gpt9_ick@1010ti,omap3-interface-clocka [gpt8_ick@1010ti,omap3-interface-clocka [gpt7_ick@1010ti,omap3-interface-clocka[gpt6_ick@1010ti,omap3-interface-clocka[gpt5_ick@1010ti,omap3-interface-clocka[gpt4_ick@1010ti,omap3-interface-clocka[gpt3_ick@1010ti,omap3-interface-clocka[gpt2_ick@1010ti,omap3-interface-clocka[mcbsp2_ick@1010ti,omap3-interface-clocka[mcbsp3_ick@1010ti,omap3-interface-clocka[mcbsp4_ick@1010ti,omap3-interface-clocka[mcbsp2_gate_fck@1000ti,composite-gate-clock[ mcbsp3_gate_fck@1000ti,composite-gate-clock[mcbsp4_gate_fck@1000ti,composite-gate-clock[emu_src_mux_ck@1140 ti,mux-clockbcd@[eemu_src_ckti,clkdm-gate-clocke[fpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@[gtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clock[hgpt12_fckfixed-factor-clockh#wdt1_fckfixed-factor-clockh#security_l4_ick2fixed-factor-clock?#[iaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockj^cam_ick@f10!ti,omap3-no-wait-interface-clock?[csi2_96m_fck@f00ti,gate-clock[security_l3_ickfixed-factor-clock>#[kpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?#[rsr1_fck@c00ti,wait-gate-clock [sr2_fck@c00ti,wait-gate-clock [sr_l4_ickfixed-factor-clock?#dpll2_fck@40ti,divider-clock&@[ldpll2_ck@4ti,omap3-dpll-clockl$@4[mdpll2_m2_ck@44ti,divider-clockmD[niva2_ck@0ti,wait-gate-clockn[modem_fck@a00ti,omap3-interface-clock [sad2d_ick@a10ti,omap3-interface-clock> [mad2d_ick@a18ti,omap3-interface-clock> [mspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock [ossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$[pssi_ssr_fck_3430es2ti,composite-clockop[qssi_sst_fck_3430es2fixed-factor-clockq#[ hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI [ssi_ick_3430es2@a10ti,omap3-ssi-interface-clockr [usim_gate_fck@c00ti,composite-gate-clockE  [}sys_d2_ckfixed-factor-clock#[tomap_96m_d2_fckfixed-factor-clockE#[uomap_96m_d4_fckfixed-factor-clockE#[vomap_96m_d8_fckfixed-factor-clockE#[womap_96m_d10_fckfixed-factor-clockE# [xdpll5_m2_d4_ckfixed-factor-clocks#[ydpll5_m2_d8_ckfixed-factor-clocks#[zdpll5_m2_d16_ckfixed-factor-clocks#[{dpll5_m2_d20_ckfixed-factor-clocks#[|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @[~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  [dpll5_ck@d04ti,omap3-dpll-clock  $ L 4[dpll5_m2_ck@d50ti,divider-clock P[ssgx_gate_fck@b00ti,composite-gate-clock& [core_d3_ckfixed-factor-clock&#[core_d4_ckfixed-factor-clock&#[core_d6_ckfixed-factor-clock&#[omap_192m_alwon_fckfixed-factor-clock"#[core_d2_ckfixed-factor-clock&#[sgx_mux_fck@b40ti,composite-mux-clock * @[sgx_fckti,composite-clock[sgx_ick@b10ti,wait-gate-clock> [cpefuse_fck@a08ti,gate-clock [ts_fck@a08ti,gate-clock@ [usbtll_fck@a08ti,wait-gate-clocks [usbtll_ick@a18ti,omap3-interface-clockJ [mmchs3_ick@a10ti,omap3-interface-clockJ [mmchs3_fck@a00ti,wait-gate-clock [dss1_alwon_fck_3430es2@e00ti,dss-gate-clock^[dss_ick_3430es2@e10ti,omap3-dss-interface-clock?[usbhost_120m_fck@1400ti,gate-clocks[usbhost_48m_fck@1400ti,dss-gate-clock0[usbhost_ick@1410ti,omap3-dss-interface-clock?[uart4_fck@1000ti,wait-gate-clockO[clockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intc H [dma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dma[gpio@48310000ti,omap3-gpioH1gpio1 [gpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 [gpio@49056000ti,omap3-gpioI`!gpio5 [gpio@49058000ti,omap3-gpioI"gpio6 [serial@4806a000ti,omap3-uartH HR12txrxuart1lserial@4806c000ti,omap3-uartHIJ34txrxuart2l(default6serial@49020000ti,omap3-uartIJ56txrxuart3li2c@48070000 ti,omap3-i2cH8txrx+i2c1(default6'@twl@48H fck ti,twl4030 (default6audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci @N Zvack0wwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1--[regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4w@w@[regulator-vdd1ti,twl4030-vdd1 ' [regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0[regulator-vmmc2ti,twl4030-vmmc2:0[$regulator-vusb1v5ti,twl4030-vusb1v5[regulator-vusb1v8ti,twl4030-vusb1v8[regulator-vusb3v1ti,twl4030-vusb3v1[regulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@[ regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio [twl4030-usbti,twl4030-usb [ pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad disabledmadcti,twl4030-madc[power4ti,twl4030-power-idle-osc-offti,twl4030-power-idle'i2c@48072000 ti,omap3-i2cH 9txrx+i2c2(default6mt9p031@48aptina,mt9p031H7BMportendpoint[n6qJ[i2c@48060000 ti,omap3-i2cH=txrx+i2c3(default6at24@50 atmel,24c64Ptsc2004@48 ti,tsc2004H(default6 *:@mailbox@48094000ti,omap3-mailboxmailboxH @Uasdsp  spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3(default6at25@0 atmel,at25LK@@spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrxS(default6 mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx^66(default0+wlcore@2 ti,wl1283 >Rmmu@480bd400gti,omap2-iommuH mmu_ispt[mmu@5d000000gti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokay[mcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10[timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+  0,[nand@0,0ti,omap2-nand  -micron,mt29f4g16abbda3w<Kbch8 [du,,",(6@ RR+(=U+ethernet@gpmcsmsc,lan9221smsc,lan9115gru*$  *$ <6$=+*   / = J(default6  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs ` k s (default6 |     usb2-phy 2dss@48050000 ti,omap3-dssHok dss_corefck+  (default6 dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkportendpoint  [!ssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ q  ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 ~abb_mpu_iva+H0rH0hbase-addressint-address   ` sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+  >pinmux_mmc3_core2_pinsc8:[isp@480bc000 ti,omap3-ispH H  w (default6[ports+port@0endpoint  ) 6[bandgap@48002524H%$ti,omap36xx-bandgap B[target-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8sysc X efck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8sysc X efck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap4ti,syscPP revsysc s efckick+ Pthermal-zonescpu_thermal   N  memory@80000000memoryleds gpio-leds(default6user0 user0  noneled1 led1  cpu0led2 led2  noneoscillator fixed-clock[regulator-vddvarioregulator-fixed ~vddvario[regulator-vdd33aregulator-fixed~vdd33a[gpio_keys gpio-keys(default6sysboot2 sysboot2   sysboot5 sysboot5   gpio1 gpio1   gpio2 gpio2   soundti,omap-twl4030 omap3logic dmtimer-pwmti,omap-dmtimer-pwm(default6 [#displaynewhaven,nhd-4.3-480272ef-atxl 15(default6   portendpoint![ backlightpwm-backlight(default6" *#LK@, / (2<FPZd A [ wl12xx_vmmcregulator-fixed~vwl1271w@w@ Z _p p $[ compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3display0device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskphandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesti,bb-uvoltti,bb-uampregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnsstatus#io-channel-cellsti,use_poweroffvaa-supplyvdd-supplyvdd_io-supplyinput-clock-frequencypixel-clock-frequencyremote-endpointreadonlyvio-supplytouchscreen-fuzz-xtouchscreen-fuzz-ytouchscreen-fuzz-pressuretouchscreen-size-xtouchscreen-size-ytouchscreen-max-pressureti,x-plate-ohmsti,esd-recovery-timeout-ms#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphaspi-cpolpagesizeaddress-widthti,dual-voltpbias-supplycd-gpiosvmmc-supplybus-widthcap-power-off-cardnon-removableref-clock-frequencytcxo-clock-frequency#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthti,nand-ecc-optrb-gpiosgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,device-widthbank-widthgpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowervdds_dsi-supplydata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-typehsync-activevsync-activepclk-sample#thermal-sensor-cellsti,sysc-maskti,sysc-sidleti,sysc-midlepolling-delay-passivepolling-delaycoefficientsthermal-sensorslabellinux,default-triggerlinux,codewakeup-sourceti,modelti,mcbspti,timersbacklightenable-gpiospwmsbrightness-levelsdefault-brightness-levelgpiostartup-delay-usenable-active-highvin-supply