48x( @Qincostartec,omap3-lilly-dbb056incostartec,omap3-lilly-a83xti,omap36xxti,omap3 +"7INCOstartec LILLY-DBB056 (DM3730)chosenA=console=ttyO0,115200n8 vt.global_cursor_default=0 consoleblank=0aliasesF/ocp@68000000/i2c@48070000K/ocp@68000000/i2c@48072000P/ocp@68000000/i2c@48060000U/ocp@68000000/serial@4806a000]/ocp@68000000/serial@4806c000e/ocp@68000000/serial@49020000m/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8ucpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+&CdefaultQpinmux_uart1_pins [LNPRopinmux_uart2_pins[@Bopinmux_uart3_pins[npopinmux_i2c1_pins[opinmux_i2c2_pins[opinmux_i2c3_pins[opinmux_hsusb1_pins[opinmux_hsusb_otg_pins`[rtvxz|~o pinmux_mmc1_pins0[opinmux_spi2_pins [opinmux_twl4030_pins[Aopinmux_lan9117_pins[o pinmux_gpio4_pins[opinmux_gpio5_pins[\opinmux_lcd_pins[opinmux_mmc2_pins`[(*,.02468:jlopinmux_spi1_pins [oscm_conf@270sysconsimple-busp0+ p0opbias_regulator@2b0ti,pbias-omap3ti,pbias-omapwpbias_mmc_omap2430~pbias_mmc_omap2430w@-oclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhomcbsp5_fckti,composite-clockomcbsp1_mux_fck@4ti,composite-mux-clocko mcbsp1_fckti,composite-clock omcbsp2_mux_fck@4ti,composite-mux-clock o mcbsp2_fckti,composite-clock omcbsp3_mux_fck@68ti,composite-mux-clock homcbsp3_fckti,composite-clockomcbsp4_mux_fck@68ti,composite-mux-clock homcbsp4_fckti,composite-clockoclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+&Cdefaultpinmux_lan9221_pins[Zo pinmux_tsc2048_pins[opinmux_mmc1cd_pins[Vopinmux_twl4030_vpins [oaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYoosc_sys_ck@d40 ti,mux-clock @osys_ck@1270ti,divider-clockposys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock#dpll3_m2x2_ckfixed-factor-clock#odpll4_x2_ckfixed-factor-clock#corex2_fckfixed-factor-clock#owkup_l4_ickfixed-factor-clock#oNcorex2_d3_fckfixed-factor-clock#ocorex2_d5_fckfixed-factor-clock#oclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clocko@virt_12m_ck fixed-clockovirt_13m_ck fixed-clock]@ovirt_19200000_ck fixed-clock$ovirt_26000000_ck fixed-clockovirt_38_4m_ck fixed-clockIodpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0odpll4_m2_ck@d48ti,divider-clock? Ho dpll4_m2x2_mul_ckfixed-factor-clock #o!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock! -o"omap_96m_alwon_fckfixed-factor-clock"#o)dpll3_ck@d00ti,omap3-dpll-core-clock @ 0odpll3_m3_ck@1140ti,divider-clock@o#dpll3_m3x2_mul_ckfixed-factor-clock##o$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock$  -o%emu_core_alwon_ckfixed-factor-clock%#obsys_altclk fixed-clocko.mcbsp_clks fixed-clockodpll3_m2_ck@d40ti,divider-clock @ocore_ckfixed-factor-clock#o&dpll1_fck@940ti,divider-clock& @o'dpll1_ck@904ti,omap3-dpll-clock'  $ @ 4odpll1_x2_ckfixed-factor-clock#o(dpll1_x2m2_ck@944ti,divider-clock( Do<cm_96m_fckfixed-factor-clock)#o*omap_96m_fck@d40 ti,mux-clock* @oEdpll4_m3_ck@e40ti,divider-clock @o+dpll4_m3x2_mul_ckfixed-factor-clock+#o,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock, -o-omap_54m_fck@d40 ti,mux-clock-. @o8cm_96m_d2_fckfixed-factor-clock*#o/omap_48m_fck@d40 ti,mux-clock/. @o0omap_12m_fckfixed-factor-clock0#oGdpll4_m4_ck@e40ti,divider-clock @o1dpll4_m4x2_mul_ckti,fixed-factor-clock1CQ^o2dpll4_m4x2_ck@d00ti,gate-clock2 -^odpll4_m5_ck@f40ti,divider-clock?@o3dpll4_m5x2_mul_ckti,fixed-factor-clock3CQ^o4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock4 -^ojdpll4_m6_ck@1140ti,divider-clock?@o5dpll4_m6x2_mul_ckfixed-factor-clock5#o6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock6 -o7emu_per_alwon_ckfixed-factor-clock7#occlkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock& po9clkout2_src_mux_ck@d70ti,composite-mux-clock&*8 po:clkout2_src_ckti,composite-clock9:o;sys_clkout2@d70ti,divider-clock;@ pqmpu_ckfixed-factor-clock<#o=arm_fck@924ti,divider-clock= $emu_mpu_alwon_ckfixed-factor-clock=#odl3_ick@a40ti,divider-clock& @o>l4_ick@a40ti,divider-clock> @o?rm_ick@c40ti,divider-clock? @gpt10_gate_fck@a00ti,composite-gate-clock  oAgpt10_mux_fck@a40ti,composite-mux-clock@ @oBgpt10_fckti,composite-clockABgpt11_gate_fck@a00ti,composite-gate-clock  oCgpt11_mux_fck@a40ti,composite-mux-clock@ @oDgpt11_fckti,composite-clockCDcore_96m_fckfixed-factor-clockE#ommchs2_fck@a00ti,wait-gate-clock ommchs1_fck@a00ti,wait-gate-clock oi2c3_fck@a00ti,wait-gate-clock oi2c2_fck@a00ti,wait-gate-clock oi2c1_fck@a00ti,wait-gate-clock omcbsp5_gate_fck@a00ti,composite-gate-clock  omcbsp1_gate_fck@a00ti,composite-gate-clock  o core_48m_fckfixed-factor-clock0#oFmcspi4_fck@a00ti,wait-gate-clockF omcspi3_fck@a00ti,wait-gate-clockF omcspi2_fck@a00ti,wait-gate-clockF omcspi1_fck@a00ti,wait-gate-clockF ouart2_fck@a00ti,wait-gate-clockF ouart1_fck@a00ti,wait-gate-clockF  ocore_12m_fckfixed-factor-clockG#oHhdq_fck@a00ti,wait-gate-clockH ocore_l3_ickfixed-factor-clock>#oIsdrc_ick@a10ti,wait-gate-clockI ogpmc_fckfixed-factor-clockI#core_l4_ickfixed-factor-clock?#oJmmchs2_ick@a10ti,omap3-interface-clockJ ommchs1_ick@a10ti,omap3-interface-clockJ ohdq_ick@a10ti,omap3-interface-clockJ omcspi4_ick@a10ti,omap3-interface-clockJ omcspi3_ick@a10ti,omap3-interface-clockJ omcspi2_ick@a10ti,omap3-interface-clockJ omcspi1_ick@a10ti,omap3-interface-clockJ oi2c3_ick@a10ti,omap3-interface-clockJ oi2c2_ick@a10ti,omap3-interface-clockJ oi2c1_ick@a10ti,omap3-interface-clockJ ouart2_ick@a10ti,omap3-interface-clockJ ouart1_ick@a10ti,omap3-interface-clockJ  ogpt11_ick@a10ti,omap3-interface-clockJ  ogpt10_ick@a10ti,omap3-interface-clockJ  omcbsp5_ick@a10ti,omap3-interface-clockJ  omcbsp1_ick@a10ti,omap3-interface-clockJ  oomapctrl_ick@a10ti,omap3-interface-clockJ odss_tv_fck@e00ti,gate-clock8odss_96m_fck@e00ti,gate-clockEodss2_alwon_fck@e00ti,gate-clockodummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock oKgpt1_mux_fck@c40ti,composite-mux-clock@ @oLgpt1_fckti,composite-clockKLaes2_ick@a10ti,omap3-interface-clockJ owkup_32k_fckfixed-factor-clock@#oMgpio1_dbck@c00ti,gate-clockM osha12_ick@a10ti,omap3-interface-clockJ owdt2_fck@c00ti,wait-gate-clockM owdt2_ick@c10ti,omap3-interface-clockN owdt1_ick@c10ti,omap3-interface-clockN ogpio1_ick@c10ti,omap3-interface-clockN oomap_32ksync_ick@c10ti,omap3-interface-clockN ogpt12_ick@c10ti,omap3-interface-clockN ogpt1_ick@c10ti,omap3-interface-clockN oper_96m_fckfixed-factor-clock)#o per_48m_fckfixed-factor-clock0#oOuart3_fck@1000ti,wait-gate-clockO ogpt2_gate_fck@1000ti,composite-gate-clockoPgpt2_mux_fck@1040ti,composite-mux-clock@@oQgpt2_fckti,composite-clockPQgpt3_gate_fck@1000ti,composite-gate-clockoRgpt3_mux_fck@1040ti,composite-mux-clock@@oSgpt3_fckti,composite-clockRSgpt4_gate_fck@1000ti,composite-gate-clockoTgpt4_mux_fck@1040ti,composite-mux-clock@@oUgpt4_fckti,composite-clockTUgpt5_gate_fck@1000ti,composite-gate-clockoVgpt5_mux_fck@1040ti,composite-mux-clock@@oWgpt5_fckti,composite-clockVWgpt6_gate_fck@1000ti,composite-gate-clockoXgpt6_mux_fck@1040ti,composite-mux-clock@@oYgpt6_fckti,composite-clockXYgpt7_gate_fck@1000ti,composite-gate-clockoZgpt7_mux_fck@1040ti,composite-mux-clock@@o[gpt7_fckti,composite-clockZ[gpt8_gate_fck@1000ti,composite-gate-clock o\gpt8_mux_fck@1040ti,composite-mux-clock@@o]gpt8_fckti,composite-clock\]gpt9_gate_fck@1000ti,composite-gate-clock o^gpt9_mux_fck@1040ti,composite-mux-clock@@o_gpt9_fckti,composite-clock^_per_32k_alwon_fckfixed-factor-clock@#o`gpio6_dbck@1000ti,gate-clock`ogpio5_dbck@1000ti,gate-clock`ogpio4_dbck@1000ti,gate-clock`ogpio3_dbck@1000ti,gate-clock`ogpio2_dbck@1000ti,gate-clock` owdt3_fck@1000ti,wait-gate-clock` oper_l4_ickfixed-factor-clock?#oagpio6_ick@1010ti,omap3-interface-clockaogpio5_ick@1010ti,omap3-interface-clockaogpio4_ick@1010ti,omap3-interface-clockaogpio3_ick@1010ti,omap3-interface-clockaogpio2_ick@1010ti,omap3-interface-clocka owdt3_ick@1010ti,omap3-interface-clocka ouart3_ick@1010ti,omap3-interface-clocka ouart4_ick@1010ti,omap3-interface-clockaogpt9_ick@1010ti,omap3-interface-clocka ogpt8_ick@1010ti,omap3-interface-clocka ogpt7_ick@1010ti,omap3-interface-clockaogpt6_ick@1010ti,omap3-interface-clockaogpt5_ick@1010ti,omap3-interface-clockaogpt4_ick@1010ti,omap3-interface-clockaogpt3_ick@1010ti,omap3-interface-clockaogpt2_ick@1010ti,omap3-interface-clockaomcbsp2_ick@1010ti,omap3-interface-clockaomcbsp3_ick@1010ti,omap3-interface-clockaomcbsp4_ick@1010ti,omap3-interface-clockaomcbsp2_gate_fck@1000ti,composite-gate-clocko mcbsp3_gate_fck@1000ti,composite-gate-clockomcbsp4_gate_fck@1000ti,composite-gate-clockoemu_src_mux_ck@1140 ti,mux-clockbcd@oeemu_src_ckti,clkdm-gate-clockeofpclk_fck@1140ti,divider-clockf@pclkx2_fck@1140ti,divider-clockf@atclk_fck@1140ti,divider-clockf@traceclk_src_fck@1140 ti,mux-clockbcd@ogtraceclk_fck@1140ti,divider-clockg @secure_32k_fck fixed-clockohgpt12_fckfixed-factor-clockh#wdt1_fckfixed-factor-clockh#security_l4_ick2fixed-factor-clock?#oiaes1_ick@a14ti,omap3-interface-clocki rng_ick@a14ti,omap3-interface-clocki sha11_ick@a14ti,omap3-interface-clocki des1_ick@a14ti,omap3-interface-clocki cam_mclk@f00ti,gate-clockj^cam_ick@f10!ti,omap3-no-wait-interface-clock?ocsi2_96m_fck@f00ti,gate-clockosecurity_l3_ickfixed-factor-clock>#okpka_ick@a14ti,omap3-interface-clockk icr_ick@a10ti,omap3-interface-clockJ des2_ick@a10ti,omap3-interface-clockJ mspro_ick@a10ti,omap3-interface-clockJ mailboxes_ick@a10ti,omap3-interface-clockJ ssi_l4_ickfixed-factor-clock?#orsr1_fck@c00ti,wait-gate-clock osr2_fck@c00ti,wait-gate-clock osr_l4_ickfixed-factor-clock?#dpll2_fck@40ti,divider-clock&@oldpll2_ck@4ti,omap3-dpll-clockl$@4omdpll2_m2_ck@44ti,divider-clockmDoniva2_ck@0ti,wait-gate-clocknomodem_fck@a00ti,omap3-interface-clock osad2d_ick@a10ti,omap3-interface-clock> omad2d_ick@a18ti,omap3-interface-clock> omspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock oossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock @$opssi_ssr_fck_3430es2ti,composite-clockopoqssi_sst_fck_3430es2fixed-factor-clockq#o hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockI ossi_ick_3430es2@a10ti,omap3-ssi-interface-clockr ousim_gate_fck@c00ti,composite-gate-clockE  o}sys_d2_ckfixed-factor-clock#otomap_96m_d2_fckfixed-factor-clockE#ouomap_96m_d4_fckfixed-factor-clockE#ovomap_96m_d8_fckfixed-factor-clockE#owomap_96m_d10_fckfixed-factor-clockE# oxdpll5_m2_d4_ckfixed-factor-clocks#oydpll5_m2_d8_ckfixed-factor-clocks#ozdpll5_m2_d16_ckfixed-factor-clocks#o{dpll5_m2_d20_ckfixed-factor-clocks#o|usim_mux_fck@c40ti,composite-mux-clock(tuvwxyz{| @o~usim_fckti,composite-clock}~usim_ick@c10ti,omap3-interface-clockN  odpll5_ck@d04ti,omap3-dpll-clock  $ L 4odpll5_m2_ck@d50ti,divider-clock Possgx_gate_fck@b00ti,composite-gate-clock& ocore_d3_ckfixed-factor-clock&#ocore_d4_ckfixed-factor-clock&#ocore_d6_ckfixed-factor-clock&#oomap_192m_alwon_fckfixed-factor-clock"#ocore_d2_ckfixed-factor-clock&#osgx_mux_fck@b40ti,composite-mux-clock * @osgx_fckti,composite-clockosgx_ick@b10ti,wait-gate-clock> ocpefuse_fck@a08ti,gate-clock ots_fck@a08ti,gate-clock@ ousbtll_fck@a08ti,wait-gate-clocks ousbtll_ick@a18ti,omap3-interface-clockJ ommchs3_ick@a10ti,omap3-interface-clockJ ommchs3_fck@a00ti,wait-gate-clock odss1_alwon_fck_3430es2@e00ti,dss-gate-clock^odss_ick_3430es2@e10ti,omap3-dss-interface-clock?ousbhost_120m_fck@1400ti,gate-clocksousbhost_48m_fck@1400ti,dss-gate-clock0ousbhost_ick@1410ti,omap3-dss-interface-clock?ouart4_fck@1000ti,wait-gate-clockOoclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomainfdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainmd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH odma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmaogpio@48310000ti,omap3-gpioH1gpio1CdefaultQogpio@49050000ti,omap3-gpioIgpio2gpio@49052000ti,omap3-gpioI gpio3gpio@49054000ti,omap3-gpioI@ gpio4CdefaultQogpio@49056000ti,omap3-gpioI`!gpio5CdefaultQogpio@49058000ti,omap3-gpioI"gpio6CdefaultQoserial@4806a000ti,omap3-uartH H12txrxuart1lCdefaultQserial@4806c000ti,omap3-uartHI34txrxuart2lCdefaultQserial@49020000ti,omap3-uartIJ56txrxuart3lCdefaultQi2c@48070000 ti,omap3-i2cH8txrx+i2c1'@CdefaultQtwl@48H  ti,twl4030CdefaultQaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci (6 Bvacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2**Sregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' Sregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Soregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5oregulator-vusb1v8ti,twl4030-vusb1v8oregulator-vusb3v1ti,twl4030-vusb3v1oregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb guo pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcoregulator-vdd2Si2c@48072000 ti,omap3-i2cH 9txrx+i2c2'@CdefaultQi2c@48060000 ti,omap3-i2cH=txrx+i2c3'@CdefaultQgpio@20microchip,mcp23017 mailbox@48094000ti,omap3-mailboxmailboxH @dsp   spi@48098000ti,omap2-mcspiH A+mcspi1+@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx39okayCdefaultQspi@4809a000ti,omap2-mcspiH B+mcspi2+ +,-.tx0rx0tx1rx19okayCdefaultQtsc2046@0 ti,tsc2046 @B@ R_CdefaultQj,s |XPspi@480b8000ti,omap2-mcspiH [+mcspi3+ tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4+FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1=>txrx CdefaultQ *mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx9okay  <CdefaultQmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx 9disabledmmu@480bd400Eti,omap2-iommuH mmu_ispRommu@5d000000Eti,omap2-iommu]mmu_iva 9disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@bmpu ;< lcommontxrx|mcbsp1 txrxfck 9disabledmcbsp@49022000ti,omap3-mcbspI I bmpusidetone>?lcommontxrxsidetone|mcbsp2mcbsp2_sidetone!"txrxfckick9okayomcbsp@49024000ti,omap3-mcbspI@I bmpusidetoneYZlcommontxrxsidetone|mcbsp3mcbsp3_sidetonetxrxfckick 9disabledmcbsp@49026000ti,omap3-mcbspI`bmpu 67 lcommontxrx|mcbsp4txrxfck 9disabledmcbsp@48096000ti,omap3-mcbspH `bmpu QR lcommontxrx|mcbsp5txrxfck 9disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+CdefaultQ ehci-phyohci@48064400ti,ohci-omap3HDLehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+00 onand@0,0ti,omap2-nand  %4bch8DVhvddddK$2KAdRdc<r2K+partition@0MLOpartition@80000u-bootpartition@260000u-boot-environment&partition@280000kernel(Ppartition@780000 filesystemxethernet@7,0smsc,lan9221smsc,lan9115D <<   <$ 2<AdRdc2rKK,<J  CdefaultQ Wmiiethernet@4,0smsc,lan9117smsc,lan9115D AA   A$ 2AAdRdc<rKK,<J  CdefaultQ Wmii`usb_otg_hs@480ab000ti,omap3-musbH \]lmcdma usb_otg_hsx CdefaultQ    usb2-phy2dss@48050000 ti,omap3-dssH 9disabled dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H bprotophypll 9disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH 9disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  9disabled dss_vencfcktv_dac_clkssi-controller@48058000 ti,omap3-ssissi9okHHbsysgddGlgdd_mpu+ q  ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHbtxrxCDssi-port@4805b000ti,omap3-ssi-portHHbtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4l 9disabledregulator-abb-mpu ti,abb-v1 ~abb_mpu_iva+H0rH0hbbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+&Cdefaultpinmux_hsusb1_2_pins`[8:<>@BDFHJLNopinmux_gpio1_pins[Z oisp@480bc000 ti,omap3-ispH H  w ports+bandgap@48002524H%$ti,omap36xx-bandgap otarget-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8bsysc * 7fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8bsysc * 7fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap4ti,syscPP brevsysc E 7fckick+ Pthermal-zonescpu_thermal S i wN  memory@80000000umemoryleds gpio-ledsled1lilly-a83x::led1  default-onsoundti,omap-twl4030 lilly-a83x vcc3regulator-fixed~VCC32Z2ZSohsusb1_phyusb-nop-xceiv_o compatibleinterrupt-parent#address-cells#size-cellsmodelbootargsi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csstatusspi-max-frequencypendown-gpiovcc-supplyti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,swap-xywakeup-sourceti,dual-voltpbias-supplycd-gpioscd-invertedvmmc-supplybus-widthcap-sdio-irqcap-sd-highspeedcap-mmc-highspeedwp-gpios#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-securenum-portsport1-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinsnand-bus-widthti,nand-ecc-optgpmc,mux-add-datagpmc,device-widthgpmc,wait-pingpmc,wait-monitoring-nsgpmc,burst-lengthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-samecsengpmc,cycle2cycle-delay-nsgpmc,wr-data-mux-bus-nsgpmc,wr-access-nslabelbank-widthgpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthphy-modesmsc,force-internal-phymultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidleti,sysc-midlepolling-delay-passivepolling-delaycoefficientsthermal-sensorslinux,default-triggerti,modelti,mcbsp