K8D(  ,timll,omap3-devkit8000ti,omap3430ti,omap3 +,7TimLL OMAP3 Devkit8000 with 7.0'' LCD panelchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/display m/connector0 v/connector1cpus+cpu@0arm,cortex-a8cpucpupmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+3pinmux_twl4030_pinsPAdpinmux_dss_dpi_pinsPdscm_conf@270sysconsimple-busp0+ p0dpbias_regulator@2b0ti,pbias-omap3ti,pbias-omaplpbias_mmc_omap2430spbias_mmc_omap2430w@-dclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhdmcbsp5_fckti,composite-clockdmcbsp1_mux_fck@4ti,composite-mux-clockd mcbsp1_fckti,composite-clock dmcbsp2_mux_fck@4ti,composite-mux-clock d mcbsp2_fckti,composite-clock dmcbsp3_mux_fck@68ti,composite-mux-clock hdmcbsp3_fckti,composite-clockdmcbsp4_mux_fck@68ti,composite-mux-clock hdmcbsp4_fckti,composite-clockdclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+3pinmux_twl4030_vpins Pdtarget-module@480a6000ti,sysc-omap2ti,syscH `DH `HH `Lrevsyscsyss ick+ H ` aes1@0 ti,omap3-aesP  txrxtarget-module@480c5000ti,sysc-omap2ti,syscH PDH PHH PLrevsyscsyss ick+ H P aes2@0 ti,omap3-aesPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clock Ydosc_sys_ck@d40 ti,mux-clock @dsys_ck@1270ti,divider-clockp(d sys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock?Jdpll3_m2x2_ckfixed-factor-clock?Jddpll4_x2_ckfixed-factor-clock?Jcorex2_fckfixed-factor-clock?Jd!wkup_l4_ickfixed-factor-clock ?JdPcorex2_d3_fckfixed-factor-clock!?Jdcorex2_d5_fckfixed-factor-clock!?Jdclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clock omap_32k_fck fixed-clock dBvirt_12m_ck fixed-clock dvirt_13m_ck fixed-clock ]@dvirt_19200000_ck fixed-clock $dvirt_26000000_ck fixed-clock dvirt_38_4m_ck fixed-clock Iddpll4_ck@d00ti,omap3-dpll-per-clock  D 0ddpll4_m2_ck@d48ti,divider-clock? H(d"dpll4_m2x2_mul_ckfixed-factor-clock"?Jd#dpll4_m2x2_ck@d00ti,gate-clock# Td$omap_96m_alwon_fckfixed-factor-clock$?Jd+dpll3_ck@d00ti,omap3-dpll-core-clock  @ 0ddpll3_m3_ck@1140ti,divider-clock@(d%dpll3_m3x2_mul_ckfixed-factor-clock%?Jd&dpll3_m3x2_ck@d00ti,gate-clock&  Td'emu_core_alwon_ckfixed-factor-clock'?Jddsys_altclk fixed-clock d0mcbsp_clks fixed-clock ddpll3_m2_ck@d40ti,divider-clock @(dcore_ckfixed-factor-clock?Jd(dpll1_fck@940ti,divider-clock( @(d)dpll1_ck@904ti,omap3-dpll-clock )  $ @ 4ddpll1_x2_ckfixed-factor-clock?Jd*dpll1_x2m2_ck@944ti,divider-clock* D(d>cm_96m_fckfixed-factor-clock+?Jd,omap_96m_fck@d40 ti,mux-clock,  @dGdpll4_m3_ck@e40ti,divider-clock @(d-dpll4_m3x2_mul_ckfixed-factor-clock-?Jd.dpll4_m3x2_ck@d00ti,gate-clock. Td/omap_54m_fck@d40 ti,mux-clock/0 @d:cm_96m_d2_fckfixed-factor-clock,?Jd1omap_48m_fck@d40 ti,mux-clock10 @d2omap_12m_fckfixed-factor-clock2?JdIdpll4_m4_ck@e40ti,divider-clock@(d3dpll4_m4x2_mul_ckti,fixed-factor-clock3jxd4dpll4_m4x2_ck@d00ti,gate-clock4 Tddpll4_m5_ck@f40ti,divider-clock?@(d5dpll4_m5x2_mul_ckti,fixed-factor-clock5jxd6dpll4_m5x2_ck@d00ti,gate-clock6 Tdldpll4_m6_ck@1140ti,divider-clock?@(d7dpll4_m6x2_mul_ckfixed-factor-clock7?Jd8dpll4_m6x2_ck@d00ti,gate-clock8 Td9emu_per_alwon_ckfixed-factor-clock9?Jdeclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock( pd;clkout2_src_mux_ck@d70ti,composite-mux-clock( ,: pd<clkout2_src_ckti,composite-clock;<d=sys_clkout2@d70ti,divider-clock=@ pmpu_ckfixed-factor-clock>?Jd?arm_fck@924ti,divider-clock? $emu_mpu_alwon_ckfixed-factor-clock??Jdfl3_ick@a40ti,divider-clock( @(d@l4_ick@a40ti,divider-clock@ @(dArm_ick@c40ti,divider-clockA @(gpt10_gate_fck@a00ti,composite-gate-clock   dCgpt10_mux_fck@a40ti,composite-mux-clockB  @dDgpt10_fckti,composite-clockCDgpt11_gate_fck@a00ti,composite-gate-clock   dEgpt11_mux_fck@a40ti,composite-mux-clockB  @dFgpt11_fckti,composite-clockEFcore_96m_fckfixed-factor-clockG?Jdmmchs2_fck@a00ti,wait-gate-clock dmmchs1_fck@a00ti,wait-gate-clock di2c3_fck@a00ti,wait-gate-clock di2c2_fck@a00ti,wait-gate-clock di2c1_fck@a00ti,wait-gate-clock dmcbsp5_gate_fck@a00ti,composite-gate-clock  dmcbsp1_gate_fck@a00ti,composite-gate-clock  d core_48m_fckfixed-factor-clock2?JdHmcspi4_fck@a00ti,wait-gate-clockH dmcspi3_fck@a00ti,wait-gate-clockH dmcspi2_fck@a00ti,wait-gate-clockH dmcspi1_fck@a00ti,wait-gate-clockH duart2_fck@a00ti,wait-gate-clockH duart1_fck@a00ti,wait-gate-clockH  dcore_12m_fckfixed-factor-clockI?JdJhdq_fck@a00ti,wait-gate-clockJ dcore_l3_ickfixed-factor-clock@?JdKsdrc_ick@a10ti,wait-gate-clockK dgpmc_fckfixed-factor-clockK?Jcore_l4_ickfixed-factor-clockA?JdLmmchs2_ick@a10ti,omap3-interface-clockL dmmchs1_ick@a10ti,omap3-interface-clockL dhdq_ick@a10ti,omap3-interface-clockL dmcspi4_ick@a10ti,omap3-interface-clockL dmcspi3_ick@a10ti,omap3-interface-clockL dmcspi2_ick@a10ti,omap3-interface-clockL dmcspi1_ick@a10ti,omap3-interface-clockL di2c3_ick@a10ti,omap3-interface-clockL di2c2_ick@a10ti,omap3-interface-clockL di2c1_ick@a10ti,omap3-interface-clockL duart2_ick@a10ti,omap3-interface-clockL duart1_ick@a10ti,omap3-interface-clockL  dgpt11_ick@a10ti,omap3-interface-clockL  dgpt10_ick@a10ti,omap3-interface-clockL  dmcbsp5_ick@a10ti,omap3-interface-clockL  dmcbsp1_ick@a10ti,omap3-interface-clockL  domapctrl_ick@a10ti,omap3-interface-clockL ddss_tv_fck@e00ti,gate-clock:ddss_96m_fck@e00ti,gate-clockGddss2_alwon_fck@e00ti,gate-clock ddummy_ck fixed-clock gpt1_gate_fck@c00ti,composite-gate-clock  dMgpt1_mux_fck@c40ti,composite-mux-clockB  @dNgpt1_fckti,composite-clockMNdaes2_ick@a10ti,omap3-interface-clockL dwkup_32k_fckfixed-factor-clockB?JdOgpio1_dbck@c00ti,gate-clockO dsha12_ick@a10ti,omap3-interface-clockL dwdt2_fck@c00ti,wait-gate-clockO dwdt2_ick@c10ti,omap3-interface-clockP dwdt1_ick@c10ti,omap3-interface-clockP dgpio1_ick@c10ti,omap3-interface-clockP domap_32ksync_ick@c10ti,omap3-interface-clockP dgpt12_ick@c10ti,omap3-interface-clockP dgpt1_ick@c10ti,omap3-interface-clockP dper_96m_fckfixed-factor-clock+?Jd per_48m_fckfixed-factor-clock2?JdQuart3_fck@1000ti,wait-gate-clockQ dgpt2_gate_fck@1000ti,composite-gate-clock dRgpt2_mux_fck@1040ti,composite-mux-clockB @dSgpt2_fckti,composite-clockRSdgpt3_gate_fck@1000ti,composite-gate-clock dTgpt3_mux_fck@1040ti,composite-mux-clockB @dUgpt3_fckti,composite-clockTUgpt4_gate_fck@1000ti,composite-gate-clock dVgpt4_mux_fck@1040ti,composite-mux-clockB @dWgpt4_fckti,composite-clockVWgpt5_gate_fck@1000ti,composite-gate-clock dXgpt5_mux_fck@1040ti,composite-mux-clockB @dYgpt5_fckti,composite-clockXYgpt6_gate_fck@1000ti,composite-gate-clock dZgpt6_mux_fck@1040ti,composite-mux-clockB @d[gpt6_fckti,composite-clockZ[gpt7_gate_fck@1000ti,composite-gate-clock d\gpt7_mux_fck@1040ti,composite-mux-clockB @d]gpt7_fckti,composite-clock\]gpt8_gate_fck@1000ti,composite-gate-clock  d^gpt8_mux_fck@1040ti,composite-mux-clockB @d_gpt8_fckti,composite-clock^_gpt9_gate_fck@1000ti,composite-gate-clock  d`gpt9_mux_fck@1040ti,composite-mux-clockB @dagpt9_fckti,composite-clock`aper_32k_alwon_fckfixed-factor-clockB?Jdbgpio6_dbck@1000ti,gate-clockbdgpio5_dbck@1000ti,gate-clockbdgpio4_dbck@1000ti,gate-clockbdgpio3_dbck@1000ti,gate-clockbdgpio2_dbck@1000ti,gate-clockb dwdt3_fck@1000ti,wait-gate-clockb dper_l4_ickfixed-factor-clockA?Jdcgpio6_ick@1010ti,omap3-interface-clockcdgpio5_ick@1010ti,omap3-interface-clockcdgpio4_ick@1010ti,omap3-interface-clockcdgpio3_ick@1010ti,omap3-interface-clockcdgpio2_ick@1010ti,omap3-interface-clockc dwdt3_ick@1010ti,omap3-interface-clockc duart3_ick@1010ti,omap3-interface-clockc duart4_ick@1010ti,omap3-interface-clockcdgpt9_ick@1010ti,omap3-interface-clockc dgpt8_ick@1010ti,omap3-interface-clockc dgpt7_ick@1010ti,omap3-interface-clockcdgpt6_ick@1010ti,omap3-interface-clockcdgpt5_ick@1010ti,omap3-interface-clockcdgpt4_ick@1010ti,omap3-interface-clockcdgpt3_ick@1010ti,omap3-interface-clockcdgpt2_ick@1010ti,omap3-interface-clockcdmcbsp2_ick@1010ti,omap3-interface-clockcdmcbsp3_ick@1010ti,omap3-interface-clockcdmcbsp4_ick@1010ti,omap3-interface-clockcdmcbsp2_gate_fck@1000ti,composite-gate-clockd mcbsp3_gate_fck@1000ti,composite-gate-clockdmcbsp4_gate_fck@1000ti,composite-gate-clockdemu_src_mux_ck@1140 ti,mux-clock def@dgemu_src_ckti,clkdm-gate-clockgdhpclk_fck@1140ti,divider-clockh@(pclkx2_fck@1140ti,divider-clockh@(atclk_fck@1140ti,divider-clockh@(traceclk_src_fck@1140 ti,mux-clock def@ditraceclk_fck@1140ti,divider-clocki @(secure_32k_fck fixed-clock djgpt12_fckfixed-factor-clockj?Jdwdt1_fckfixed-factor-clockj?Jsecurity_l4_ick2fixed-factor-clockA?Jdkaes1_ick@a14ti,omap3-interface-clockk drng_ick@a14ti,omap3-interface-clockk dsha11_ick@a14ti,omap3-interface-clockk des1_ick@a14ti,omap3-interface-clockk cam_mclk@f00ti,gate-clocklcam_ick@f10!ti,omap3-no-wait-interface-clockAdcsi2_96m_fck@f00ti,gate-clockdsecurity_l3_ickfixed-factor-clock@?Jdmpka_ick@a14ti,omap3-interface-clockm icr_ick@a10ti,omap3-interface-clockL des2_ick@a10ti,omap3-interface-clockL mspro_ick@a10ti,omap3-interface-clockL mailboxes_ick@a10ti,omap3-interface-clockL ssi_l4_ickfixed-factor-clockA?Jdtsr1_fck@c00ti,wait-gate-clock  dsr2_fck@c00ti,wait-gate-clock  dsr_l4_ickfixed-factor-clockA?Jdpll2_fck@40ti,divider-clock(@(dndpll2_ck@4ti,omap3-dpll-clock n$@4dodpll2_m2_ck@44ti,divider-clockoD(dpiva2_ck@0ti,wait-gate-clockpdmodem_fck@a00ti,omap3-interface-clock  dsad2d_ick@a10ti,omap3-interface-clock@ dmad2d_ick@a18ti,omap3-interface-clock@ dmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock! dqssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock! @$drssi_ssr_fck_3430es2ti,composite-clockqrdsssi_sst_fck_3430es2fixed-factor-clocks?Jdhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockK dssi_ick_3430es2@a10ti,omap3-ssi-interface-clockt dusim_gate_fck@c00ti,composite-gate-clockG  dsys_d2_ckfixed-factor-clock ?Jdvomap_96m_d2_fckfixed-factor-clockG?Jdwomap_96m_d4_fckfixed-factor-clockG?Jdxomap_96m_d8_fckfixed-factor-clockG?Jdyomap_96m_d10_fckfixed-factor-clockG?J dzdpll5_m2_d4_ckfixed-factor-clocku?Jd{dpll5_m2_d8_ckfixed-factor-clocku?Jd|dpll5_m2_d16_ckfixed-factor-clocku?Jd}dpll5_m2_d20_ckfixed-factor-clocku?Jd~usim_mux_fck@c40ti,composite-mux-clock( vwxyz{|}~ @(dusim_fckti,composite-clockusim_ick@c10ti,omap3-interface-clockP  ddpll5_ck@d04ti,omap3-dpll-clock   $ L 4ddpll5_m2_ck@d50ti,divider-clock P(dusgx_gate_fck@b00ti,composite-gate-clock( dcore_d3_ckfixed-factor-clock(?Jdcore_d4_ckfixed-factor-clock(?Jdcore_d6_ckfixed-factor-clock(?Jdomap_192m_alwon_fckfixed-factor-clock$?Jdcore_d2_ckfixed-factor-clock(?Jdsgx_mux_fck@b40ti,composite-mux-clock , @dsgx_fckti,composite-clockdsgx_ick@b10ti,wait-gate-clock@ dcpefuse_fck@a08ti,gate-clock  dts_fck@a08ti,gate-clockB dusbtll_fck@a08ti,wait-gate-clocku dusbtll_ick@a18ti,omap3-interface-clockL dmmchs3_ick@a10ti,omap3-interface-clockL dmmchs3_fck@a00ti,wait-gate-clock ddss1_alwon_fck_3430es2@e00ti,dss-gate-clockddss_ick_3430es2@e10ti,omap3-dss-interface-clockAdusbhost_120m_fck@1400ti,gate-clockudusbhost_48m_fck@1400ti,dss-gate-clock2dusbhost_ick@1410ti,omap3-dss-interface-clockAdclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomainhdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainod2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain target-module@48320000ti,sysc-omap2ti,syscH2H2 revsyscOfckick+ H2counter@0ti,omap-counter32k interrupt-controller@48200000ti,omap3-intcH dtarget-module@48056000ti,sysc-omap2ti,syscH`H`,H`(revsyscsyss#  Kick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdma  `dgpio@48310000ti,omap3-gpioH1gpio1-=dgpio@49050000ti,omap3-gpioIgpio2-=gpio@49052000ti,omap3-gpioI gpio3-=gpio@49054000ti,omap3-gpioI@ gpio4-=gpio@49056000ti,omap3-gpioI`!gpio5-=gpio@49058000ti,omap3-gpioI"gpio6-=dserial@4806a000ti,omap3-uartH IH12txrxuart1 lserial@4806c000ti,omap3-uartHII34txrxuart2 lserial@49020000ti,omap3-uartIIJ56txrxuart3 li2c@48070000 ti,omap3-i2cH8txrx+i2c1 '@twl@48H ti,twl4030]defaultkaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci u vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@dregulator-vioti,twl4030-viow@w@dregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0dregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5dregulator-vusb1v8ti,twl4030-vusb1v8dregulator-vusb3v1ti,twl4030-vusb3v1dregulator-vpll1ti,twl4030-vpll1 svdds_dsiw@w@dregulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-dgpioti,twl4030-gpio-=dtwl4030-usbti,twl4030-usb pwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadD%?  @A Bsrmadcti,twl4030-madc2di2c@48072000 ti,omap3-i2cH 9txrx+i2c2 d i2c@48060000 ti,omap3-i2cH=txrx+i2c3 Ddisabledmailbox@48094000ti,omap3-mailboxmailboxH @KWidsp { spi@48098000ti,omap2-mcspiH A+mcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2 +,-.tx0rx0tx1rx1ads7846@0 ti,ads7846`   -=Mbspi@480b8000ti,omap2-mcspiH [+mcspi3 tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1p=>txrx}mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx Ddisabledmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx Ddisabledmmu@480bd400ti,omap2-iommuH mmu_ispdmmu@5d000000ti,omap2-iommu]mmu_iva Ddisabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2 Ddisabledmcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck Ddisabledtarget-module@480a0000ti,sysc-omap2ti,syscH <H @H Drevsyscsyssick+ H rng@0 ti,omap2-rng 4mcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickDokaydmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick Ddisabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck Ddisabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck Ddisabledsham@480c3000ti,omap3-shamshamH 0d1Erxtarget-module@48318000ti,sysc-omap2-timerti,syscH1H1H1revsyscsyss' fckick+ H1timer@0ti,omap3430-timerfck%(8Btarget-module@49032000ti,sysc-omap2-timerti,syscI I I revsyscsyss' fckick+ I timer@0ti,omap3430-timer&timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5Otimer@4903a000ti,omap3430-timerI*timer6Otimer@4903c000ti,omap3430-timerI+timer7Otimer@4903e000ti,omap3430-timerI,timer8\Otimer@49040000ti,omap3430-timerI-timer9\timer@48086000ti,omap3430-timerH`.timer10\timer@48088000ti,omap3430-timerH/timer11\target-module@48304000ti,sysc-omap2-timerti,syscH0@H0@H0@revsyscsyss' fckick+ H0@timer@0ti,omap3430-timer_iusbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ohci@48064400ti,ohci-omap3HDLyehci@48064800 ti,ehci-omapHHMgpmc@6e000000ti,omap3430-gpmcgpmcnrxtx+-= 0,dnand@0,0ti,omap2-nand  sw,,#2"E,X(g6v@RR(+x-loader@0 X-Loaderbootloaders@80000U-Bootbootloaders_env@260000 U-Boot Env&kernel@280000Kernel(@filesystem@680000 File Systemhethernet@6,0davicom,dm9000 .#2E0H6gV6Xvd~ZZusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs dss@48050000 ti,omap3-dssHDok dss_corefck+]defaultk dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll Ddisabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH Ddisabled dss_rfbifckickencoder@48050c00ti,omap3-vencH Dok dss_vencfck portendpoint & 6d port+endpoint@0 & Bd endpoint@1 & Bdssi-controller@48058000 ti,omap3-ssissiDokHHsysgddGgdd_mpu+ s ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+3isp@480bc000 ti,omap3-ispH H | Mll Tports+bandgap@48002524H%$ti,omap34xx-bandgap `dtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreH $syscfck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivaH $syscfck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivatarget-module@50000000ti,sysc-omap2ti,syscPrevfckick+ P@opp-tableoperating-points-v2-ti-cpuldopp1-125000000 vsY@ } opp2-250000000 v沀 }g8g8g8  opp3-500000000 ve }OOO opp4-550000000 v U }txtxtx opp5-600000000 v#F }ppp opp6-720000000 v*T }ppp  thermal-zonescpu_thermal   N  memory@80000000memoryleds gpio-ledsheartbeatdevkit8000::led1  on heartbeatmmcdevkit8000::led2  on noneusrdevkit8000::led3  on usrpmu_statdevkit8000::pmu_stat soundti,omap-twl4030 devkit8000 'I 0Ext SpkPREDRIVELExt SpkPREDRIVERMAINMICMain MicMain MicMic Bias 1gpio_keys gpio-keysuseruser  Abencoder0 ti,tfp410 Lports+port@0endpoint & dport@1endpoint & d connector0dvi-connectordvi \ d portendpoint & d connector1svideo-connectortvportendpoint & ddisplay panel-dpilcd pportendpoint &dpanel-timing bZ }     0        compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0display1display2device_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0bci3v1-supplyio-channelsio-channel-namesti,use-ledsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsstatus#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repti,keep-vref-onti,settle-delay-usecwakeup-sourceti,dual-voltpbias-supplyvmmc-supplyvqmmc-supplybus-width#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureremote-wakeup-connectedgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthdavicom,no-eepromgpmc,mux-add-datagpmc,wait-pingpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsmultipointnum-epsram-bitsvdds_dsi-supplyvdda_dac-supplyvdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorsgpiosdefault-statelinux,default-triggerti,modelti,mcbspti,audio-routinglinux,codepowerdown-gpiosdigitalddc-i2c-busenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-active