P8( pDgumstix,omap3-overo-alto35gumstix,omap3-overoti,omap3430ti,omap3 +!7OMAP35xx Gumstix Overo on Alto35chosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000%d/ocp@68000000/spi@48098000/display@1cpus+cpu@0arm,cortex-a8mcpuy}cpupmu@54000000arm,cortex-a8-pmuyTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busyh +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busy + pinmux@30 ti,omap3-padconfpinctrl-singley08+!>defaultLVpinmux_uart2_pins ^<>@BVpinmux_i2c1_pins^Vpinmux_mmc1_pins0^Vpinmux_mmc2_pins0^(*,.02Vpinmux_w3cbw003c_pins^lVpinmux_hsusb2_pins@^      Vpinmux_twl4030_pins^AVpinmux_i2c3_pins^Vpinmux_uart3_pins^npVpinmux_dss_dpi_pins^V pinmux_lb035_pins^DVpinmux_backlight_pins^FVpinmux_mcspi1_pins(^Vpinmux_ads7846_pins^ Vpinmux_led_pins ^LPRVscm_conf@270sysconsimple-busyp0+ p0Vpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapyrpbias_mmc_omap2430ypbias_mmc_omap2430w@-Vclocks+mcbsp5_mux_fck@68ti,composite-mux-clock}yhV mcbsp5_fckti,composite-clock} Vmcbsp1_mux_fck@4ti,composite-mux-clock}yV mcbsp1_fckti,composite-clock} Vmcbsp2_mux_fck@4ti,composite-mux-clock} yVmcbsp2_fckti,composite-clock} Vmcbsp3_mux_fck@68ti,composite-mux-clock} yhVmcbsp3_fckti,composite-clock}Vmcbsp4_mux_fck@68ti,composite-mux-clock} yhVmcbsp4_fckti,composite-clock}Vclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singley \+!pinmux_twl4030_vpins ^Vpinmux_button_pins^Vtarget-module@480a6000ti,sysc-omap2ti,syscyH `DH `HH `Lrevsyscsyss }ick+ H ` aes1@0 ti,omap3-aesyP   txrxtarget-module@480c5000ti,sysc-omap2ti,syscyH PDH PHH PLrevsyscsyss }ick+ H P aes2@0 ti,omap3-aesyPAB txrxprm@48306000 ti,omap3-prmyH0`@ clocks+virt_16_8m_ck fixed-clockYVosc_sys_ck@d40 ti,mux-clock}y @Vsys_ck@1270ti,divider-clock}#yp.V!sys_clkout1@d70ti,gate-clock}y pdpll3_x2_ckfixed-factor-clock}EPdpll3_m2x2_ckfixed-factor-clock}EPV dpll4_x2_ckfixed-factor-clock}EPcorex2_fckfixed-factor-clock} EPV"wkup_l4_ickfixed-factor-clock}!EPVQcorex2_d3_fckfixed-factor-clock}"EPVcorex2_d5_fckfixed-factor-clock}"EPVclockdomainscm@48004000 ti,omap3-cmyH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockVCvirt_12m_ck fixed-clockVvirt_13m_ck fixed-clock]@Vvirt_19200000_ck fixed-clock$Vvirt_26000000_ck fixed-clockVvirt_38_4m_ck fixed-clockIVdpll4_ck@d00ti,omap3-dpll-per-clock}!!y D 0Vdpll4_m2_ck@d48ti,divider-clock}#?y H.V#dpll4_m2x2_mul_ckfixed-factor-clock}#EPV$dpll4_m2x2_ck@d00ti,gate-clock}$y ZV%omap_96m_alwon_fckfixed-factor-clock}%EPV,dpll3_ck@d00ti,omap3-dpll-core-clock}!!y @ 0Vdpll3_m3_ck@1140ti,divider-clock}#y@.V&dpll3_m3x2_mul_ckfixed-factor-clock}&EPV'dpll3_m3x2_ck@d00ti,gate-clock}' y ZV(emu_core_alwon_ckfixed-factor-clock}(EPVesys_altclk fixed-clockV1mcbsp_clks fixed-clockVdpll3_m2_ck@d40ti,divider-clock}#y @.Vcore_ckfixed-factor-clock}EPV)dpll1_fck@940ti,divider-clock})#y @.V*dpll1_ck@904ti,omap3-dpll-clock}!*y  $ @ 4Vdpll1_x2_ckfixed-factor-clock}EPV+dpll1_x2m2_ck@944ti,divider-clock}+#y D.V?cm_96m_fckfixed-factor-clock},EPV-omap_96m_fck@d40 ti,mux-clock}-!y @VHdpll4_m3_ck@e40ti,divider-clock}# y@.V.dpll4_m3x2_mul_ckfixed-factor-clock}.EPV/dpll4_m3x2_ck@d00ti,gate-clock}/y ZV0omap_54m_fck@d40 ti,mux-clock}01y @V;cm_96m_d2_fckfixed-factor-clock}-EPV2omap_48m_fck@d40 ti,mux-clock}21y @V3omap_12m_fckfixed-factor-clock}3EPVJdpll4_m4_ck@e40ti,divider-clock}#y@.V4dpll4_m4x2_mul_ckti,fixed-factor-clock}4p~V5dpll4_m4x2_ck@d00ti,gate-clock}5y ZVdpll4_m5_ck@f40ti,divider-clock}#?y@.V6dpll4_m5x2_mul_ckti,fixed-factor-clock}6p~V7dpll4_m5x2_ck@d00ti,gate-clock}7y ZVmdpll4_m6_ck@1140ti,divider-clock}#?y@.V8dpll4_m6x2_mul_ckfixed-factor-clock}8EPV9dpll4_m6x2_ck@d00ti,gate-clock}9y ZV:emu_per_alwon_ckfixed-factor-clock}:EPVfclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock})y pV<clkout2_src_mux_ck@d70ti,composite-mux-clock})!-;y pV=clkout2_src_ckti,composite-clock}<=V>sys_clkout2@d70ti,divider-clock}>#@y pmpu_ckfixed-factor-clock}?EPV@arm_fck@924ti,divider-clock}@y $#emu_mpu_alwon_ckfixed-factor-clock}@EPVgl3_ick@a40ti,divider-clock})#y @.VAl4_ick@a40ti,divider-clock}A#y @.VBrm_ick@c40ti,divider-clock}B#y @.gpt10_gate_fck@a00ti,composite-gate-clock}! y VDgpt10_mux_fck@a40ti,composite-mux-clock}C!y @VEgpt10_fckti,composite-clock}DEgpt11_gate_fck@a00ti,composite-gate-clock}! y VFgpt11_mux_fck@a40ti,composite-mux-clock}C!y @VGgpt11_fckti,composite-clock}FGcore_96m_fckfixed-factor-clock}HEPVmmchs2_fck@a00ti,wait-gate-clock}y Vmmchs1_fck@a00ti,wait-gate-clock}y Vi2c3_fck@a00ti,wait-gate-clock}y Vi2c2_fck@a00ti,wait-gate-clock}y Vi2c1_fck@a00ti,wait-gate-clock}y Vmcbsp5_gate_fck@a00ti,composite-gate-clock} y Vmcbsp1_gate_fck@a00ti,composite-gate-clock} y V core_48m_fckfixed-factor-clock}3EPVImcspi4_fck@a00ti,wait-gate-clock}Iy Vmcspi3_fck@a00ti,wait-gate-clock}Iy Vmcspi2_fck@a00ti,wait-gate-clock}Iy Vmcspi1_fck@a00ti,wait-gate-clock}Iy Vuart2_fck@a00ti,wait-gate-clock}Iy Vuart1_fck@a00ti,wait-gate-clock}Iy  Vcore_12m_fckfixed-factor-clock}JEPVKhdq_fck@a00ti,wait-gate-clock}Ky Vcore_l3_ickfixed-factor-clock}AEPVLsdrc_ick@a10ti,wait-gate-clock}Ly Vgpmc_fckfixed-factor-clock}LEPcore_l4_ickfixed-factor-clock}BEPVMmmchs2_ick@a10ti,omap3-interface-clock}My Vmmchs1_ick@a10ti,omap3-interface-clock}My Vhdq_ick@a10ti,omap3-interface-clock}My Vmcspi4_ick@a10ti,omap3-interface-clock}My Vmcspi3_ick@a10ti,omap3-interface-clock}My Vmcspi2_ick@a10ti,omap3-interface-clock}My Vmcspi1_ick@a10ti,omap3-interface-clock}My Vi2c3_ick@a10ti,omap3-interface-clock}My Vi2c2_ick@a10ti,omap3-interface-clock}My Vi2c1_ick@a10ti,omap3-interface-clock}My Vuart2_ick@a10ti,omap3-interface-clock}My Vuart1_ick@a10ti,omap3-interface-clock}My  Vgpt11_ick@a10ti,omap3-interface-clock}My  Vgpt10_ick@a10ti,omap3-interface-clock}My  Vmcbsp5_ick@a10ti,omap3-interface-clock}My  Vmcbsp1_ick@a10ti,omap3-interface-clock}My  Vomapctrl_ick@a10ti,omap3-interface-clock}My Vdss_tv_fck@e00ti,gate-clock};yVdss_96m_fck@e00ti,gate-clock}HyVdss2_alwon_fck@e00ti,gate-clock}!yVdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock}!y VNgpt1_mux_fck@c40ti,composite-mux-clock}C!y @VOgpt1_fckti,composite-clock}NOVaes2_ick@a10ti,omap3-interface-clock}My Vwkup_32k_fckfixed-factor-clock}CEPVPgpio1_dbck@c00ti,gate-clock}Py Vsha12_ick@a10ti,omap3-interface-clock}My Vwdt2_fck@c00ti,wait-gate-clock}Py Vwdt2_ick@c10ti,omap3-interface-clock}Qy Vwdt1_ick@c10ti,omap3-interface-clock}Qy Vgpio1_ick@c10ti,omap3-interface-clock}Qy Vomap_32ksync_ick@c10ti,omap3-interface-clock}Qy Vgpt12_ick@c10ti,omap3-interface-clock}Qy Vgpt1_ick@c10ti,omap3-interface-clock}Qy Vper_96m_fckfixed-factor-clock},EPV per_48m_fckfixed-factor-clock}3EPVRuart3_fck@1000ti,wait-gate-clock}Ry Vgpt2_gate_fck@1000ti,composite-gate-clock}!yVSgpt2_mux_fck@1040ti,composite-mux-clock}C!y@VTgpt2_fckti,composite-clock}STVgpt3_gate_fck@1000ti,composite-gate-clock}!yVUgpt3_mux_fck@1040ti,composite-mux-clock}C!y@VVgpt3_fckti,composite-clock}UVgpt4_gate_fck@1000ti,composite-gate-clock}!yVWgpt4_mux_fck@1040ti,composite-mux-clock}C!y@VXgpt4_fckti,composite-clock}WXgpt5_gate_fck@1000ti,composite-gate-clock}!yVYgpt5_mux_fck@1040ti,composite-mux-clock}C!y@VZgpt5_fckti,composite-clock}YZgpt6_gate_fck@1000ti,composite-gate-clock}!yV[gpt6_mux_fck@1040ti,composite-mux-clock}C!y@V\gpt6_fckti,composite-clock}[\gpt7_gate_fck@1000ti,composite-gate-clock}!yV]gpt7_mux_fck@1040ti,composite-mux-clock}C!y@V^gpt7_fckti,composite-clock}]^gpt8_gate_fck@1000ti,composite-gate-clock}! yV_gpt8_mux_fck@1040ti,composite-mux-clock}C!y@V`gpt8_fckti,composite-clock}_`gpt9_gate_fck@1000ti,composite-gate-clock}! yVagpt9_mux_fck@1040ti,composite-mux-clock}C!y@Vbgpt9_fckti,composite-clock}abper_32k_alwon_fckfixed-factor-clock}CEPVcgpio6_dbck@1000ti,gate-clock}cyVgpio5_dbck@1000ti,gate-clock}cyVgpio4_dbck@1000ti,gate-clock}cyVgpio3_dbck@1000ti,gate-clock}cyVgpio2_dbck@1000ti,gate-clock}cy Vwdt3_fck@1000ti,wait-gate-clock}cy Vper_l4_ickfixed-factor-clock}BEPVdgpio6_ick@1010ti,omap3-interface-clock}dyVgpio5_ick@1010ti,omap3-interface-clock}dyVgpio4_ick@1010ti,omap3-interface-clock}dyVgpio3_ick@1010ti,omap3-interface-clock}dyVgpio2_ick@1010ti,omap3-interface-clock}dy Vwdt3_ick@1010ti,omap3-interface-clock}dy Vuart3_ick@1010ti,omap3-interface-clock}dy Vuart4_ick@1010ti,omap3-interface-clock}dyVgpt9_ick@1010ti,omap3-interface-clock}dy Vgpt8_ick@1010ti,omap3-interface-clock}dy Vgpt7_ick@1010ti,omap3-interface-clock}dyVgpt6_ick@1010ti,omap3-interface-clock}dyVgpt5_ick@1010ti,omap3-interface-clock}dyVgpt4_ick@1010ti,omap3-interface-clock}dyVgpt3_ick@1010ti,omap3-interface-clock}dyVgpt2_ick@1010ti,omap3-interface-clock}dyVmcbsp2_ick@1010ti,omap3-interface-clock}dyVmcbsp3_ick@1010ti,omap3-interface-clock}dyVmcbsp4_ick@1010ti,omap3-interface-clock}dyVmcbsp2_gate_fck@1000ti,composite-gate-clock}yV mcbsp3_gate_fck@1000ti,composite-gate-clock}yVmcbsp4_gate_fck@1000ti,composite-gate-clock}yVemu_src_mux_ck@1140 ti,mux-clock}!efgy@Vhemu_src_ckti,clkdm-gate-clock}hVipclk_fck@1140ti,divider-clock}i#y@.pclkx2_fck@1140ti,divider-clock}i#y@.atclk_fck@1140ti,divider-clock}i#y@.traceclk_src_fck@1140 ti,mux-clock}!efgy@Vjtraceclk_fck@1140ti,divider-clock}j #y@.secure_32k_fck fixed-clockVkgpt12_fckfixed-factor-clock}kEPVwdt1_fckfixed-factor-clock}kEPsecurity_l4_ick2fixed-factor-clock}BEPVlaes1_ick@a14ti,omap3-interface-clock}ly Vrng_ick@a14ti,omap3-interface-clock}ly Vsha11_ick@a14ti,omap3-interface-clock}ly des1_ick@a14ti,omap3-interface-clock}ly cam_mclk@f00ti,gate-clock}mycam_ick@f10!ti,omap3-no-wait-interface-clock}ByVcsi2_96m_fck@f00ti,gate-clock}yVsecurity_l3_ickfixed-factor-clock}AEPVnpka_ick@a14ti,omap3-interface-clock}ny icr_ick@a10ti,omap3-interface-clock}My des2_ick@a10ti,omap3-interface-clock}My mspro_ick@a10ti,omap3-interface-clock}My mailboxes_ick@a10ti,omap3-interface-clock}My ssi_l4_ickfixed-factor-clock}BEPVusr1_fck@c00ti,wait-gate-clock}!y Vsr2_fck@c00ti,wait-gate-clock}!y Vsr_l4_ickfixed-factor-clock}BEPdpll2_fck@40ti,divider-clock})#y@.Vodpll2_ck@4ti,omap3-dpll-clock}!oy$@4Vpdpll2_m2_ck@44ti,divider-clock}p#yD.Vqiva2_ck@0ti,wait-gate-clock}qyVmodem_fck@a00ti,omap3-interface-clock}!y Vsad2d_ick@a10ti,omap3-interface-clock}Ay Vmad2d_ick@a18ti,omap3-interface-clock}Ay Vmspro_fck@a00ti,wait-gate-clock}y ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock}"y Vrssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock}"y @$Vsssi_ssr_fck_3430es2ti,composite-clock}rsVtssi_sst_fck_3430es2fixed-factor-clock}tEPV hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clock}Ly Vssi_ick_3430es2@a10ti,omap3-ssi-interface-clock}uy Vusim_gate_fck@c00ti,composite-gate-clock}H y Vsys_d2_ckfixed-factor-clock}!EPVwomap_96m_d2_fckfixed-factor-clock}HEPVxomap_96m_d4_fckfixed-factor-clock}HEPVyomap_96m_d8_fckfixed-factor-clock}HEPVzomap_96m_d10_fckfixed-factor-clock}HEP V{dpll5_m2_d4_ckfixed-factor-clock}vEPV|dpll5_m2_d8_ckfixed-factor-clock}vEPV}dpll5_m2_d16_ckfixed-factor-clock}vEPV~dpll5_m2_d20_ckfixed-factor-clock}vEPVusim_mux_fck@c40ti,composite-mux-clock(}!wxyz{|}~y @.Vusim_fckti,composite-clock}usim_ick@c10ti,omap3-interface-clock}Qy  Vdpll5_ck@d04ti,omap3-dpll-clock}!!y  $ L 4Vdpll5_m2_ck@d50ti,divider-clock}#y P.Vvsgx_gate_fck@b00ti,composite-gate-clock})y Vcore_d3_ckfixed-factor-clock})EPVcore_d4_ckfixed-factor-clock})EPVcore_d6_ckfixed-factor-clock})EPVomap_192m_alwon_fckfixed-factor-clock}%EPVcore_d2_ckfixed-factor-clock})EPVsgx_mux_fck@b40ti,composite-mux-clock }-y @Vsgx_fckti,composite-clock}Vsgx_ick@b10ti,wait-gate-clock}Ay Vcpefuse_fck@a08ti,gate-clock}!y Vts_fck@a08ti,gate-clock}Cy Vusbtll_fck@a08ti,wait-gate-clock}vy Vusbtll_ick@a18ti,omap3-interface-clock}My Vmmchs3_ick@a10ti,omap3-interface-clock}My Vmmchs3_fck@a00ti,wait-gate-clock}y Vdss1_alwon_fck_3430es2@e00ti,dss-gate-clock}yVdss_ick_3430es2@e10ti,omap3-dss-interface-clock}ByVusbhost_120m_fck@1400ti,gate-clock}vyVusbhost_48m_fck@1400ti,dss-gate-clock}3yVusbhost_ick@1410ti,omap3-dss-interface-clock}ByVclockdomainscore_l3_clkdmti,clockdomain}dpll3_clkdmti,clockdomain}dpll1_clkdmti,clockdomain}per_clkdmti,clockdomainh}emu_clkdmti,clockdomain}idpll4_clkdmti,clockdomain}wkup_clkdmti,clockdomain$}dss_clkdmti,clockdomain}core_l4_clkdmti,clockdomain}cam_clkdmti,clockdomain}iva2_clkdmti,clockdomain}dpll2_clkdmti,clockdomain}pd2d_clkdmti,clockdomain }dpll5_clkdmti,clockdomain}sgx_clkdmti,clockdomain}usbhost_clkdmti,clockdomain }target-module@48320000ti,sysc-omap2ti,syscyH2H2 revsysc}Pfckick+ H2counter@0ti,omap-counter32ky interrupt-controller@48200000ti,omap3-intcyH Vtarget-module@48056000ti,sysc-omap2ti,syscyH`H`,H`(revsyscsyss#  }Lick+ H`dma-controller@0ti,omap3430-sdmati,omap-sdmay  `Vgpio@48310000ti,omap3-gpioyH1gpio1!3CVgpio@49050000ti,omap3-gpioyIgpio23CVgpio@49052000ti,omap3-gpioyI gpio33Cgpio@49054000ti,omap3-gpioyI@ gpio43CVgpio@49056000ti,omap3-gpioyI`!gpio53CVgpio@49058000ti,omap3-gpioyI"gpio63CVserial@4806a000ti,omap3-uartyH OH12 txrxuart1lserial@4806c000ti,omap3-uartyHOI34 txrxuart2l>defaultLserial@49020000ti,omap3-uartyIOJn56 txrxuart3l>defaultLi2c@48070000 ti,omap3-i2cyH8 txrx+i2c1>defaultL'@twl@48yH  ti,twl4030>defaultLaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci cq }vacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0Vregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5Vregulator-vusb1v8ti,twl4030-vusb1v8Vregulator-vusb3v1ti,twl4030-vusb3v1Vregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio3Ctwl4030-usbti,twl4030-usb V pwmti,twl4030-pwmpwmledti,twl4030-pwmledVpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcVi2c@48072000 ti,omap3-i2cyH 9 txrx+i2c2 ,disabledi2c@48060000 ti,omap3-i2cyH= txrx+i2c3>defaultLeeprom@51 atmel,24c01yQ3lis33de@1dst,lis33dest,lis3lv02dy<GUgy    (7xFxUd&s&mailbox@48094000ti,omap3-mailboxmailboxyH @dsp  spi@48098000ti,omap2-mcspiyH A+mcspi1@#$%&'()*  tx0rx0tx1rx1tx2rx2tx3rx3>defaultLdisplay@1lgphilips,lb035q02lcd35y >defaultL portendpointV ads7846@0>defaultL ti,ads7846,y`  7DMV_hxspi@4809a000ti,omap2-mcspiyH B+mcspi2 +,-. tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiyH [+mcspi3  tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiyH 0+mcspi4FG tx0rx01w@480b2000 ti,omap3-1wyH :hdq1wmmc@4809c000ti,omap3-hsmmcyH Smmc1=> txrx>defaultLmmc@480b4000ti,omap3-hsmmcyH @Vmmc2/0 txrx>defaultLmmc@480ad000ti,omap3-hsmmcyH ^mmc3MN txrx ,disabledmmu@480bd400ti,omap2-iommuyH mmu_ispVmmu@5d000000ti,omap2-iommuy]mmu_iva ,disabledwdt@48314000 ti,omap3-wdtyH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspyH@mpu ;<  commontxrxmcbsp1  txrx}fck ,disabledtarget-module@480a0000ti,sysc-omap2ti,syscyH <H @H Drevsyscsyss}ick+ H rng@0 ti,omap2-rngy 4mcbsp@49022000ti,omap3-mcbspyI I mpusidetone>? commontxrxsidetonemcbsp2mcbsp2_sidetone!" txrx}fckick,okayVmcbsp@49024000ti,omap3-mcbspyI@I mpusidetoneYZ commontxrxsidetonemcbsp3mcbsp3_sidetone txrx}fckick ,disabledmcbsp@49026000ti,omap3-mcbspyI`mpu 67  commontxrxmcbsp4 txrx}fck* ,disabledmcbsp@48096000ti,omap3-mcbspyH `mpu QR  commontxrxmcbsp5 txrx}fck ,disabledsham@480c3000ti,omap3-shamshamyH 0d1E rxtarget-module@48318000ti,sysc-omap2-timerti,syscyH1H1H1revsyscsyss' }fckick+ H1;Otimer@0ti,omap3430-timery}fck%ZiyCtarget-module@49032000ti,sysc-omap2-timerti,syscyI I I revsyscsyss' }fckick+ I timer@0ti,omap3430-timery&timer@49034000ti,omap3430-timeryI@'timer3timer@49036000ti,omap3430-timeryI`(timer4timer@49038000ti,omap3430-timeryI)timer5timer@4903a000ti,omap3430-timeryI*timer6timer@4903c000ti,omap3430-timeryI+timer7timer@4903e000ti,omap3430-timeryI,timer8timer@49040000ti,omap3430-timeryI-timer9timer@48086000ti,omap3430-timeryH`.timer10timer@48088000ti,omap3430-timeryH/timer11target-module@48304000ti,sysc-omap2-timerti,syscyH0@H0@H0@revsyscsyss' }fckick+ H0@timer@0ti,omap3430-timery_Zusbhstll@48062000 ti,usbhs-tllyH N usb_tll_hsusbhshost@48064000ti,usbhs-hostyH@ usb_host_hs+ ehci-phy ,disabledohci@48064400ti,ohci-omap3yHDLehci@48064800 ti,ehci-omapyHHMgpmc@6e000000ti,omap3430-gpmcgpmcyn rxtx+3C00+,V nand@0,0ti,omap2-nandmicron,mt29c4g96maz y  0bch8@Q_,q,",(6@RR ( +partition@0SPLypartition@80000U-Bootypartition@1c0000 Environmenty$partition@280000Kernely(partition@780000 Filesystemyusb_otg_hs@480ab000ti,omap3-musbyH \] mcdma usb_otg_hs 1 < D  M \   dusb2-phy n2dss@48050000 ti,omap3-dssyH,ok dss_core}fck+>defaultL dispc@48050400ti,omap3-dispcyH dss_dispc}fckencoder@4804fc00 ti,omap3-dsiyHH@H protophypll ,disabled dss_dsi1} fcksys_clkencoder@48050800ti,omap3-rfbiyH ,disabled dss_rfbi}fckickencoder@48050c00ti,omap3-vencyH  ,disabled dss_venc}fckportendpoint  tVssi-controller@48058000 ti,omap3-ssissi,okyHHsysgddG gdd_mpu+ }t  ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portyHHtxrxCDssi-port@4805b000ti,omap3-ssi-portyHHtxrxEFpinmux@480025d8 ti,omap3-padconfpinctrl-singleyH%$+!>defaultLpinmux_hsusb2_2_pins0^   " Vpinmux_w3cbw003c_2_pins^Visp@480bc000 ti,omap3-ispyH H | rl ports+bandgap@48002524yH%$ti,omap34xx-bandgap Vtarget-module@480cb000ti,sysc-omap3430-srti,syscsmartreflex_coreyH $sysc}fck+ H smartreflex@0ti,omap3-smartreflex-coreytarget-module@480c9000ti,sysc-omap3430-srti,syscsmartreflex_mpu_ivayH $sysc}fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivaytarget-module@50000000ti,sysc-omap2ti,syscyPrev}fckick+ P@opp-tableoperating-points-v2-ti-cpurVopp1-125000000 sY@  opp2-250000000 沀 g8g8g8  opp3-500000000 e OOO opp4-550000000 U txtxtx opp5-600000000 #F ppp opp6-720000000 *T ppp  thermal-zonescpu_thermal   N  memory@0mmemoryypwmleds pwm-ledsoveroovero:blue:COM &w5 + :mmc0soundti,omap-twl4030 Povero Yhsusb2_power_regregulator-fixed yhsusb2_vbusLK@LK@ ? bp sVhsusb2_phyusb-nop-xceiv ,Vregulator-w3cbw003c-npoweronregulator-fixedyregulator-w3cbw003c-npoweron2Z2Z ? sVregulator-w3cbw003c-wifi-nreset>defaultLregulator-fixed yregulator-w3cbw003c-wifi-nreset2Z2Z ? b'Vlis33-3v3-regregulator-fixedylis33-3v3-reg2Z2ZVlis33-1v8-regregulator-fixedylis33-1v8-regw@w@Vads7846-regregulator-fixed yads7846-reg2Z2ZVbacklightgpio-backlight>defaultL  leds gpio-leds>defaultLgpio148overo:red:gpio148 gpio150overo:yellow:gpio150 gpio151overo:blue:gpio151 gpio170overo:green:gpio170  gpio_keys gpio-keys+>defaultLbutton0button0    compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0device_typeregclocksclock-namesclock-latencyoperating-points-v2interruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftreg-namesti,sysc-maskti,sysc-sidleti,syss-maskdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividersti,sysc-midle#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesregulator-always-onti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cellsstatuspagesizeVdd-supplyVdd_IO-supplyst,click-single-xst,click-single-yst,click-single-zst,click-thresh-xst,click-thresh-yst,click-thresh-zst,irq1-clickst,irq2-clickst,wakeup-x-lost,wakeup-x-hist,wakeup-y-lost,wakeup-y-hist,wakeup-z-lost,wakeup-z-hist,min-limit-xst,min-limit-yst,min-limit-zst,max-limit-xst,max-limit-yst,max-limit-z#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-cslabelspi-max-frequencyspi-cpolspi-cphaenable-gpiosremote-endpointvcc-supplypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxwakeup-sourceti,dual-voltpbias-supplyvmmc-supplybus-widthvqmmc-supplycap-sdio-irqnon-removable#iommu-cellsti,#tlb-entriesinterrupt-namesti,buffer-size#sound-dai-cellsti,no-reset-on-initti,no-idleti,timer-alwonassigned-clocksassigned-clock-parentsti,timer-dspti,timer-pwmti,timer-secureport2-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerdata-linesiommusti,phy-type#thermal-sensor-cellsopp-hzopp-microvoltopp-supported-hwopp-suspendturbo-modepolling-delay-passivepolling-delaycoefficientsthermal-sensorspwmsmax-brightnesslinux,default-triggerti,modelti,mcbspstartup-delay-usenable-active-highreset-gpiosdefault-onlinux,code