8X( f  ;,DH electronics i.MX8M Plus DHCOM Premium Developer Kit (2)42dh,imx8mp-dhcom-pdk2dh,imx8mp-dhcom-somfsl,imx8mpaliases&=/soc@0/bus@30800000/ethernet@30bf0000&G/soc@0/bus@30800000/ethernet@30be0000"Q/soc@0/bus@30000000/gpio@30200000"W/soc@0/bus@30000000/gpio@30210000"]/soc@0/bus@30000000/gpio@30220000"c/soc@0/bus@30000000/gpio@30230000"i/soc@0/bus@30000000/gpio@30240000!o/soc@0/bus@30800000/i2c@30a20000!t/soc@0/bus@30800000/i2c@30a30000!y/soc@0/bus@30800000/i2c@30a40000!~/soc@0/bus@30800000/i2c@30a50000!/soc@0/bus@30800000/i2c@30ad0000!/soc@0/bus@30800000/i2c@30ae0000!/soc@0/bus@30800000/mmc@30b40000!/soc@0/bus@30800000/mmc@30b50000!/soc@0/bus@30800000/mmc@30b60000$/soc@0/bus@30800000/serial@30860000$/soc@0/bus@30800000/serial@30890000$/soc@0/bus@30800000/serial@30880000$/soc@0/bus@30800000/serial@30a60000!/soc@0/bus@30800000/spi@30bb0000(/soc@0/bus@30800000/i2c@30a40000/rtc@51./soc@0/bus@30000000/snvs@30370000/snvs-rtc-lpcpus cpu@0cpu2arm,cortex-a53lpsci @*7@IVg sspeed_grade cpu@1cpu2arm,cortex-a53lpsci @*7@IV cpu@2cpu2arm,cortex-a53lpsci @*7@IV cpu@3cpu2arm,cortex-a53lpsci @*7@IV l2-cache02cache @opp-table2operating-points-v2opp-1200000000G PIopp-1600000000_^~Iopp-1800000000kIB@ Iclock-osc-32k 2fixed-clock!1osc_32kclock-osc-24m 2fixed-clock!n61osc_24mclock-ext1 2fixed-clock!k@ 1clk_ext1clock-ext2 2fixed-clock!k@ 1clk_ext2clock-ext3 2fixed-clock!k@ 1clk_ext3clock-ext4 2fixed-clock!k@ 1clk_ext4reserved-memory Ddsp@92400000@Kfpmu2arm,cortex-a53-pmu Rpsci 2arm,psci-1.0smcthermal-zonescpu-thermal]stripstrip0Lpassivetrip1s criticalcooling-mapsmap00 soc-thermal]stripstrip0Lpassive trip1s criticalcooling-mapsmap0 0 timer2arm,armv8-timer0R   !zsoc@02fsl,imx8mp-socsimple-bus D>gssoc_unique_idbus@300000002fsl,aips-bussimple-bus0@ Dgpio@302000002fsl,imx8mp-gpiofsl,imx35-gpio0 R@AQ!DHCOM-GDHCOM-IDHCOM-JDHCOM-LDHCOM-BDHCOM-ADHCOM-H.gpio@302100002fsl,imx8mp-gpiofsl,imx35-gpio0!RBC#0!DHCOM-KDHCOM-INT@gpio@302200002fsl,imx8mp-gpiofsl,imx35-gpio0"RDE 8F!SOM-HW0SOM-MEM0SOM-MEM1SOM-MEM2SOM-HW28gpio@302300002fsl,imx8mp-gpiofsl,imx35-gpio0#RFGR .!SOM-HW1DHCOM-D/gpio@302400002fsl,imx8mp-gpiofsl,imx35-gpio0$RHIr5!DHCOM-CDHCOM-EDHCOM-F#tmu@302600002fsl,imx8mp-tmu0&1watchdog@302800002fsl,imx8mp-wdtfsl,imx21-wdt0( RNGokayNdefault\fwatchdog@302900002fsl,imx8mp-wdtfsl,imx21-wdt0) RO Gdisabledwatchdog@302a00002fsl,imx8mp-wdtfsl,imx21-wdt0* R  Gdisabledpinctrl@303300002fsl,imx8mp-iomuxc03\Ndefaultdhcom-a-grp{8idhcom-b-grp{4jdhcom-c-grp{0kdhcom-d-grp{ldhcom-e-grp{ mdhcom-f-grp{$ndhcom-g-grp{tdhcom-h-grp{@odhcom-i-grp{(pdhcom-j-grp{,dhcom-k-grp{dhcom-l-grp{0dhcom-int-grp{<dhcom-hog-base-grp{8@<@@@x@@D@dhcom-ecspi1-grp`{`XDd`Dh\D l@"dhcom-ecspi2-grp`{PhDTpDXlD\@$dhcom-eqos-grpP{TXlphd`\xt|Ldhcom-enet-vio-grp{"gdhcom-ethphy0-grp0{0","Ndhcom-ethphy1-grp0{PTJdhcom-fec-grp{xX\|`dhltpx|Hdhcom-flexcan1-grp0{8LT4T)dhcom-flexcan2-grp0{0T4PT*dhcom-flexspi-grp{@DX\`dFdhcom-hdmi-grp0{HTLTdhcom-i2c3-grp0{p@t@+dhcom-i2c3-gpio-grp0{pt,dhcom-i2c4-grp0{x@|@3dhcom-i2c4-gpio-grp0{x|4dhcom-i2c5-grp0{@@D@6dhcom-i2c5-gpio-grp0{@D7dhcom-pmic-grp{ @-dhcom-pwm1-grp{x dhcom-rtc-grp{<@2dhcom-touch-grp{H@0dhcom-uart1-grp`{IIII%dhcom-uart2-grp`{(I,III'dhcom-uart3-grp`{@IDILIHI&dhcom-uart4-grp0{8I<I5dhcom-usb0-grp{<bdhcom-usb1-grp0{LPddhcom-usdhc1-grp{DDHD9dhcom-usdhc1-100mhz-grp{DDHD:dhcom-usdhc1-200mhz-grp{DDHD;dhcom-usdhc2-grp{ $(,04$<dhcom-usdhc2-100mhz-grp{ $(,04$>dhcom-usdhc2-200mhz-grp{ $(,04$?dhcom-usdhc2-vmmc-grp{8 hdhcom-usdhc2-gpio-grp{@=dhcom-usdhc3-grp {$( h lpt| L$P(T,H0 ABdhcom-usdhc3-100mhz-grp {$( h lpt| L$P(T,H0 ACdhcom-usdhc3-200mhz-grp {$( h lpt| L$P(T,H0 ADdhcom-wdog-grp{|iomuxc-gpr@303400002fsl,imx8mp-iomuxc-gprsyscon04(efuse@30350000)2fsl,imx8mp-ocotpfsl,imx8mm-ocotpsyscon05 unique-id@8speed-grade@10mac-address@90Gmac-address@96Kanatop@30360000+2fsl,imx8mp-anatopfsl,imx8mm-anatopsyscon06snvs@30370000#2fsl,sec-v4.0-monsysconsimple-mfd07snvs-rtc-lp2fsl,sec-v4.0-mon-rtc-lp4R snvs-rtcsnvs-powerkey2fsl,sec-v4.0-pwrkey R snvs-pwrkeyt Gdisabledsnvs-lpgpr+2fsl,imx8mp-snvs-lpgprfsl,imx7d-snvs-lpgprclock-controller@303800002fsl,imx8mp-ccm084osc_32kosc_24mclk_ext1clk_ext2clk_ext3clk_ext4HB ghlH88,A8@88$;/eׄ/preset-controller@303900002fsl,imx8mp-srcsyscon09 RYUgpc@303a00002fsl,imx8mp-gpc0: RWpgc power-domain@0Qpower-domain@1Zpower-domain@2Xpower-domain@3Ypower-domain@6]power-domain@7fef88/ׄpower-domain@9 4\power-domain@10  Ppower-domain@16Rpower-domain@177 7@eWpower-domain@18Spower-domain@19power-domain@20 ^power-domain@21  _power-domain@22  `bus@304000002fsl,aips-bussimple-bus0@@ Dpwm@306600002fsl,imx8mp-pwmfsl,imx27-pwm0f RQipgper% Gdisabled\ Ndefaultpwm@306700002fsl,imx8mp-pwmfsl,imx27-pwm0g RRipgper% Gdisabledpwm@306800002fsl,imx8mp-pwmfsl,imx27-pwm0h RSipgper% Gdisabledpwm@306900002fsl,imx8mp-pwmfsl,imx27-pwm0i RTipgper% Gdisabledtimer@306a00002nxp,sysctr-timer0j R/perbus@308000002fsl,aips-bussimple-bus0@ Dspi@30820000 !2fsl,imx8mp-ecspifsl,imx51-ecspi0 Ripgper 0!!5rxtx GdisabledNdefault\" ?#spi@30830000 !2fsl,imx8mp-ecspifsl,imx51-ecspi0 R ipgper 0!!5rxtx GdisabledNdefault\$ ?# spi@30840000 !2fsl,imx8mp-ecspifsl,imx51-ecspi0 R!ipgper 0!!5rxtx Gdisabledserial@308600002fsl,imx8mp-uartfsl,imx6q-uart0 Ripgper 0!!5rxtxGokayNdefault\%serial@308800002fsl,imx8mp-uartfsl,imx6q-uart0 Ripgper 0!!5rxtxGokayNdefault\&Hserial@308900002fsl,imx8mp-uartfsl,imx6q-uart0 Ripgper 0!!5rxtxGokayNdefault\'Hcan@308c00002fsl,imx8mp-flexcan0 Rnipgpert0bZX g(GokayNdefault\)can@308d00002fsl,imx8mp-flexcan0 Rnipgperu0bZX g( GdisabledNdefault\*crypto@30900000 2fsl,sec-v4.0 0 D0 R[kn aclkipgjr@10002fsl,sec-v4.0-job-ring Ri Gdisabledjr@20002fsl,sec-v4.0-job-ring  Rjjr@30002fsl,sec-v4.0-job-ring0 Rri2c@30a200002fsl,imx8mp-i2cfsl,imx21-i2c 0 R# Gdisabledi2c@30a300002fsl,imx8mp-i2cfsl,imx21-i2c 0 R$ Gdisabledi2c@30a400002fsl,imx8mp-i2cfsl,imx21-i2c 0 R%Gokay! Ndefaultgpio\+u, # #pmic@25 2nxp,pca9450c%Ndefault\-.R .regulatorsBUCK1BUCK1 PB@ 5BUCK2BUCK2 PB@ 5BUCK4BUCK42Z2Z1BUCK5BUCK5w@w@EBUCK6BUCK6LDO1LDO1w@w@LDO3LDO3w@w@LDO4LDO42Z2ZLDO5LDO5w@2Zadc@48 2ti,tla2024H channel@0channel@1channel@2channel@3channel@4channel@5channel@6channel@7touchscreen@49 2ti,tsc2004I !/Ndefault\051eeprom@50 2atmel,24c02@Prtc@512microcrystal,rv3032Q !#Ndefault\2eeprom@53 2atmel,24c02@Si2c@30a500002fsl,imx8mp-i2cfsl,imx21-i2c 0 R&Gokay! Ndefaultgpio\3u4 # #serial@30a600002fsl,imx8mp-uartfsl,imx6q-uart0 Ripgper 0!!5rxtxGokayNdefault\5mailbox@30aa00002fsl,imx8mp-mufsl,imx6sx-mu0 RXImailbox@30e600002fsl,imx8mp-mufsl,imx6sx-mu0 RI Gdisabledei2c@30ad00002fsl,imx8mp-i2cfsl,imx21-i2c 0 RLGokay! Ndefaultgpio\6u7 8 8i2c@30ae00002fsl,imx8mp-i2cfsl,imx21-i2c 0 RM Gdisabledmmc@30b4000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc0 R_ ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\9u:;1 bcrmf@1'2cypress,cyw4373-fmacbrcm,bcm4329-fmac . mmc@30b5000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc0 R_ ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\<=u>=?= @ Ammc@30b6000022fsl,imx8mp-usdhcfsl,imx8mm-usdhcfsl,imx7d-usdhc0 R_ ipgahbperUjzGokay"Ndefaultstate_100mhzstate_200mhz\BuCD1Espi@30bb00002nxp,imx8mp-fspi0fspi_basefspi_mmap Rk fspi_enfspiĴ GokayNdefault\Fflash@02jedec,spi-norĴ dma-controller@30bd0000 2fsl,imx8mp-sdmafsl,imx8mq-sdma0 Rkipgahb1\iNdefaultbutton-1 B. 8TA2-GPIO-B >0\jNdefaultbutton-2 B# 8TA3-GPIO-C >.\kNdefaultbutton-3 B/ 8TA4-GPIO-D > \lNdefaultled 2gpio-ledsled-0 I Ooff ]indicator B#\mNdefaultled-1 I Ooff ]indicator B#\nNdefaultled-2 I Ooff ]indicator B. \oNdefaultled-3 I Ooff ]indicator B.\pNdefault interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0ethernet1gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5mmc0mmc1mmc2serial0serial1serial2serial3spi0rtc0rtc1device_typeregclock-latencyclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachenvmem-cellsnvmem-cell-namesoperating-points-v2#cooling-cellscpu-supplyphandlecache-levelopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspend#clock-cellsclock-frequencyclock-output-namesrangesno-mapinterruptspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicearm,no-tick-in-suspendgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesgpio-line-names#thermal-sensor-cellsstatuspinctrl-namespinctrl-0fsl,ext-reset-outputfsl,pinsregmapoffsetclock-nameslinux,keycodewakeup-sourceassigned-clocksassigned-clock-parentsassigned-clock-rates#reset-cells#power-domain-cellspower-domains#pwm-cellsdmasdma-namescs-gpiosuart-has-rtsctsfsl,clk-sourcefsl,stop-modepinctrl-1scl-gpiossda-gpiossd-vsel-gpiosregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-oninterrupts-extendedvio-supplypagesize#mbox-cellsfsl,tuning-start-tapfsl,tuning-stepbus-widthpinctrl-2vmmc-supplynon-removablecap-power-off-cardkeep-power-in-suspendreset-gpioscd-gpiosvqmmc-supplyreg-namesspi-max-frequencyspi-tx-bus-widthspi-rx-bus-width#dma-cellsfsl,sdma-ram-script-namefsl,num-tx-queuesfsl,num-rx-queuesphy-handlephy-modefsl,magic-packetmax-speedreset-assert-usreset-deassert-usrxc-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-psrxdv-skew-pstxc-skew-pstxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-pstxen-skew-psinterrupt-namesintf_modemicrel,led-mode#interconnect-cellspower-domain-namesinterconnectsinterconnect-namesresetsreset-names#phy-cellsbus-rangenum-lanesnum-viewportinterrupt-map-maskinterrupt-mapfsl,max-link-speedlinux,pci-domainphysphy-namesdma-rangessnps,gfladj-refclk-lpm-sel-quirkdr_modefsl,over-current-active-lowmbox-namesmboxesmemory-regiongpioregulator-namevin-supplyenable-active-highoff-on-delay-usstartup-delay-usstdout-pathlabellinux,codecolordefault-statefunction